Advanced FPGA Based System Design

Slides:

Advertisements

Similar presentations

1 Lecture 13 VHDL 3/16/09. 2 VHDL VHDL is a hardware description language. The behavior of a digital system can be described (specified) by writing a.

Advertisements

Introduction to VHDL (Lecture #5) ECE 331 – Digital System Design The slides included herein were taken from the materials accompanying Fundamentals of.

Comprehensive VHDL Module 6 Types November Comprehensive VHDL: Types Copyright © 2000 Doulos Types Aim ©To understand the use and synthesis.

VHDL Data Types Module F3.1. VHDL Data Types Scalar Integer Enumerated Real (floating point)* Physical* Composite Array Record Access (pointers)* * Not.

Data Types. Composite Date Types n Arrays –Single and multi-dimensional –Arrays are single Type n Records –Records are mixed types.

CS 3850 Lecture 5 Operators. 5.1 Binary Arithmetic Operators Binary arithmetic operators operate on two operands. Register and net (wire) operands are.

The IEEE Libraries And Examples Using Functions. Libraries Using the Library Command VHDL allows libraries defined using: library LibraryName; Here, we.

第6章 VHDL NUMBERS, STRINGS, AND EXPRESSIONS 義守大學電機工程學系陳慶瀚

ECE 448 Lecture 3 Combinational-Circuit Building Blocks Data Flow Modeling of Combinational Logic ECE 448 – FPGA and ASIC Design with VHDL.

1 Part II: VHDL CODING. 2 Design StructureData TypesOperators and AttributesConcurrent DesignSequential DesignSignals and VariablesState Machines A VHDL.

Slide 1 5. VHDL/Verilog Operators, Arrays and Indexes.

Chapter 6. Dataflow Modeling. Continuous Assignments The left hand side always be a scalar or vector net or a concatenation of scalar and vector nets.

Programmable Logic Architecture Verilog HDL FPGA Design Jason Tseng Week 5.

1 Part I: VHDL CODING. 2 Design StructureData TypesOperators and AttributesConcurrent DesignSequential DesignSignals and VariablesState Machines A VHDL.

A VHDL Tutorial ENG2410. ENG241/VHDL Tutorial2 Goals Introduce the students to the following: –VHDL as Hardware description language. –How to describe.

IAY 0600 Digital Systems Design

Lecture 3 Chap 4 Types Instructors: Fu-Chiung Cheng ( 鄭福炯 ) Associate Professor Computer Science & Engineering Tatung University.

Fall 2004EE 3563 Digital Systems Design EE 3563 VHDL – Basic Language Elements  Identifiers: –basic identifier: composed of a sequence of one or more.

COE 202 Introduction to Verilog Computer Engineering Department College of Computer Sciences and Engineering King Fahd University of Petroleum and Minerals.

Lecture #8 Page 1 Lecture #8 Agenda 1.VHDL : Operators 2.VHDL : Signal Assignments Announcements 1.HW #4 assigned ECE 4110– Digital Logic Design.

Lecture 5 Chap 6 Package std_logic_arith Instructors: Fu-Chiung Cheng ( 鄭福炯 ) Associate Professor Computer Science & Engineering Tatung University.

1 Workshop Topics - Outline Workshop 1 - Introduction Workshop 2 - module instantiation Workshop 3 - Lexical conventions Workshop 4 - Value Logic System.

L13 – VHDL Language Elements. VHDL Language Elements  Elements needed for FPGA design Types  Basic Types  Resolved Types – special attributes of resolved.

Lecture #7 Page 1 Lecture #7 Agenda 1.VHDL Data Types Announcements 1.n/a ECE 4110– Digital Logic Design.

Chapter 5 Introduction to VHDL. 2 Hardware Description Language A computer language used to design circuits with text-based descriptions of the circuits.

VHDL – Part 2 Some of the slides are taken from

DATA TYPES 1.Pre-Defined Data Types 2. User-Defined Data Types.

CEC 220 Digital Circuit Design More VHDL Fri, February 27 CEC 220 Digital Circuit Design Slide 1 of 15.

CEC 220 Digital Circuit Design Introduction to VHDL Wed, February 25 CEC 220 Digital Circuit Design Slide 1 of 19.

9/9/2006DSD,USIT,GGSIPU1 Concurrent vs Sequential Combinational vs Sequential logic –Combinational logic is that in which the output of the circuit depends.

BASIC VHDL LANGUAGE ELEMENTS Digital Design for Instrumentation with VHDL 1.

ECOM 4311—Digital System Design with VHDL

George Mason University ECE 448 – FPGA and ASIC Design with VHDL VHDL Coding for Synthesis ECE 448 Lecture 12.

Advanced FPGA Based System Design Lecture-6 & 7 VHDL Data Types By: Dr Imtiaz Hussain 1.

CEC 220 Digital Circuit Design Introduction to VHDL Friday, February 21 CEC 220 Digital Circuit Design Slide 1 of 10.

Signals & Data-typesVer 1.1, Copyright 1997, TS, Inc. VHDL S i g n a l s & D a t a T y p e s Page 1.

Lecture #8 Page 1 Lecture #8 Agenda 1.VHDL : Operators 2.VHDL : Signal Assignments Announcements 1.HW #4 assigned ECE 4110– Sequential Logic Design.

Case Study: Xilinx Synthesis Tool (XST). Arrays & Records 2.

CEC 220 Digital Circuit Design Introduction to VHDL Wed, Oct 14 CEC 220 Digital Circuit Design Slide 1 of 19.

1 Introduction to Engineering Spring 2007 Lecture 18: Digital Tools 2.

IAY 0600 Digital Systems Design

Introduction To VHDL 홍 원 의.

Operators and Expressions

Operators Assignment Operators Logical Operators Relational Operators

Pemrogramman VHDL 2 Data Type

Chapter 2. Introduction To VHDL

ECE 448 Lecture 3 Combinational-Circuit Building Blocks Data Flow Modeling of Combinational Logic ECE 448 – FPGA and ASIC Design with VHDL.

IAS 0600 Digital Systems Design

آرایه های دروازه ای قابل برنامه ریزی میدانی

ECE 434 Advanced Digital System L17

State Encoding مرتضي صاحب الزماني.

ECE 448 Lecture 3 Combinational-Circuit Building Blocks Data Flow Modeling of Combinational Logic ECE 448 – FPGA and ASIC Design with VHDL.

CHAPTER 10 Introduction to VHDL

CPE 528: Lecture #4 Department of Electrical and Computer Engineering University of Alabama in Huntsville.

ECE 448 Lecture 3 Combinational-Circuit Building Blocks Data Flow Modeling of Combinational Logic ECE 448 – FPGA and ASIC Design with VHDL.

CPE/EE 422/522 Advanced Logic Design L11

ECE 434 Advanced Digital System L10

Concurrent vs Sequential

IAS 0600 Digital Systems Design

Modeling of Circuits with a Regular Structure

Advanced FPGA Based System Design

ECE 448 Lecture 3 Combinational-Circuit Building Blocks Data Flow Modeling of Combinational Logic ECE 448 – FPGA and ASIC Design with VHDL.

Data Flow Description of Combinational-Circuit Building Blocks

IAS 0600 Digital Systems Design

Data Flow Description of Combinational-Circuit Building Blocks

Variables variable variable_name: variable_type

VHDL Data Types Module F3.1.

EEL4712 Digital Design (VHDL Tutorial).

Presentation transcript:

Advanced FPGA Based System Design Lecture-8 VHDL Operations & Attributes By: Dr Imtiaz Hussain imtiaz.hussain@faculty.muet.edu.pk

Contents Operations Records Signed & Unsigned Data Attributes

Operations VHDL provides several kinds of pre-defined operators: Assignment operators Logical operators Arithmetic operators Relational operators Shift operators Concatenation operators Each of these categories is described in following slides.

Assignment Operators Assignment operators are used to assign values to signals. <= Used to assign a value to a SIGNAL. := Used to assign a value to a VARIABLE, CONSTANT, or GENERIC. Used also for establishing initial values. => Used to assign values to individual vector elements or with OTHERS.

Assignment Operators Consider the following signal and variable declaration. Then following assignments are legal

Logical Operators Logical operators are used to perform logical operations. The data must be of type BIT, STD_LOGIC, or STD_ULOGIC (or, obviously, their respective extensions, BIT_VECTOR, STD_LOGIC_VECTOR, or STD_ULOGIC_VECTOR). The logical operators are: NOT AND OR NAND NOR XOR XNOR

Logical Operators Examples

Arithmetic Operators Arithmetic operators are used to perform arithmetic operations. The data can be type of integer, signed, unsigned or real.

Relational Operators Relational operators are used for making comparisons. The data can be of any type.

Shift Operators Shift operators are used for shifting data. Their syntax is the following: <left operand> <shift operation> <right operand> The left operand must be of type BIT_VECTOR, while the right operand must be an INTEGER (+ or - in front of it is accepted). The shift operators are

Summary

Data Attributes The pre-defined, synthesizable data attributes are the following: d’LOW: Returns lower array index d’HIGH: Returns upper array index d’LEFT: Returns leftmost array index d’RIGHT: Returns rightmost array index d’LENGTH: Returns vector size d’RANGE: Returns vector range d’REVERSE_RANGE: Returns vector range in reverse order

Data Attributes Example: Consider the following signal: Then