Switching - Fabric An Engineering Approach to Computer Networking.

Slides:



Advertisements
Similar presentations
Cognitive Radio Communications and Networks: Principles and Practice By A. M. Wyglinski, M. Nekovee, Y. T. Hou (Elsevier, December 2009) 1 Chapter 12 Cross-Layer.
Advertisements

Feb. 21, 2008AsiaFI School on Mobile and Wireless Networks1 Enhancing IP Mobility Handover Management toward Future Internet Koshiro Mitsuya Graduate School.
April 10, 2000Communication Networks1 Communication networks Instractor: Dr. Yuval Shavitt, Office hours: room 030, Mon 17:00-18:00 Requiresments (דרישות.
Mohsen Jamali, Martin Ester Simon Fraser University Vancouver, Canada UBC Data Mining Lab October 2010.
6/9/2014ECS152A – Computer Networks1 Lecture 3 Review of Lecture 2 Signal to Noise Ratio Analog and digital data transmission Transmission Impairments.
Great Theoretical Ideas in Computer Science
Ch. 10 Circuit Switching and Packet Switching
Local Area Networks1 LANs Studying Local Area Networks Via Media Access Control (MAC) SubLayer.
ATM Switch Architectures
Lecture 4. Topics covered in last lecture Multistage Switching (Clos Network) Architecture of Clos Network Routing in Clos Network Blocking Rearranging.
PERMUTATION CIRCUITS Presented by Wooyoung Kim, 1/28/2009 CSc 8530 Parallel Algorithms, Spring 2009 Dr. Sushil K. Prasad.
1 Omega Network The omega network is another example of a banyan multistage interconnection network that can be used as a switch fabric The omega differs.
Module 3.4: Switching Circuit Switching Packet Switching K. Salah.
1 Delta Network The delta network is one example of a multistage interconnection network that can be used as a switch fabric The delta network is an example.
Chapter 8 Switching Switching at the physical layer in the traditional telephone network uses the circuit-switching approach.
Switching Units.
Isaac Keslassy, Shang-Tse (Da) Chuang, Nick McKeown Stanford University The Load-Balanced Router.
4-1 Network layer r transport segment from sending to receiving host r on sending side encapsulates segments into datagrams r on rcving side, delivers.
Switching Units.
Lecture 5#1#1 הודעה לשבוע הבא !  שבוע הבא אני לא נימצא  המתרגל ניר אנדלמן יעביר את השיעור  לא ילמד חומר חדש  נוכחות רשות !
10 - Network Layer. Network layer r transport segment from sending to receiving host r on sending side encapsulates segments into datagrams r on rcving.
Chapter 10 Switching Fabrics. Outline Physical Interconnection Physical box with backplane Individual blades plug into backplane slots Each blade contains.
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion Scaling.
Switching An Engineering Approach to Computer Networking.
CSE 291-a Interconnection Networks Lecture 7: February 7, 2007 Prof. Chung-Kuan Cheng CSE Dept, UC San Diego Winter 2007 Transcribed by Thomas Weng.
CSE 550 Computer Network Design Dr. Mohammed H. Sqalli COE, KFUPM Spring 2007 (Term 062)
1 Lecture 25: Interconnection Networks Topics: communication latency, centralized and decentralized switches, routing, deadlocks (Appendix E) Review session,
Interconnection Networks in Multiprocessor Systems By: Wallun Chan Course: CS 147 Text: Chapter 12, p Professor: Sin-Min Lee.
WAN technologies and routing Packet switches and store and forward Hierarchical addresses, routing and routing tables Routing table computation Example.
ATM SWITCHING. SWITCHING A Switch is a network element that transfer packet from Input port to output port. A Switch is a network element that transfer.
1 Copyright © Monash University ATM Switch Design Philip Branch Centre for Telecommunications and Information Engineering (CTIE) Monash University
1 Dynamic Interconnection Networks Miodrag Bolic.
Data and Computer Communications Chapter 10 – Circuit Switching and Packet Switching (Wide Area Networks)
Data and Computer Communications Circuit Switching and Packet Switching.
Switches and indirect networks Computer Architecture AMANO, Hideharu Textbook pp. 92~13 0.
Survey of Performance Analysis on Banyan Networks Written By Nathan D. Truhan Kent State University.
EE384y EE384Y: Packet Switch Architectures Part II Scaling Crossbar Switches Nick McKeown Professor of Electrical Engineering and Computer Science,
Computer Networks: Switching and Queuing Ivan Marsic Rutgers University Chapter 4 – Switching and Queuing Delay Models.
Guaranteed Smooth Scheduling in Packet Switches Isaac Keslassy (Stanford University), Murali Kodialam, T.V. Lakshman, Dimitri Stiliadis (Bell-Labs)
1 Data Link Layer Lecture 23 Imran Ahmed University of Management & Technology.
Lecture 4 Sorting Networks. Comparator comparator.
Circuit Switching Circuit switching networks,
Ch 8. Switching. Switch  Devices that interconnected with each other  Connecting all nodes (like mesh network) is not cost-effective  Some topology.
Chapter 9 Sorting. The efficiency of data handling can often be increased if the data are sorted according to some criteria of order. The first step is.
Data Communications, Kwangwoon University
Based on An Engineering Approach to Computer Networking/ Keshav
18-WAN Technologies and Dynamic routing Dr. John P. Abraham Professor UTPA.
Spring 2000CS 4611 Router Construction Outline Switched Fabrics IP Routers Extensible (Active) Routers.
Network Layer4-1 Chapter 4 Network Layer All material copyright J.F Kurose and K.W. Ross, All Rights Reserved Computer Networking: A Top Down.
1 Chapter 6 Reformulation-Linearization Technique and Applications.
1 Chapter 5 Branch-and-bound Framework and Its Applications.
McGraw-Hill©The McGraw-Hill Companies, Inc., 2000 Muhammad Waseem Iqbal Lecture # 20 Data Communication.
EE384Y: Packet Switch Architectures Scaling Crossbar Switches
URL: Chapter 8 Switching Tel: (03) Ext: URL:
Lecture 2. Switching of physical circuits.
Refer example 2.4on page 64 ACA(Kai Hwang) And refer another ppt attached for static scheduling example.
William Stallings Data and Computer Communications
CS 4700 / CS 5700 Network Fundamentals
Bridges and Extended LANs
CS 4700 / CS 5700 Network Fundamentals
High Performance Computing & Bioinformatics Part 2 Dr. Imad Mahgoub
Delta Network The delta network is one example of a multistage interconnection network that can be used as a switch fabric The delta network is an example.
Chapter 8 Circuit Switching and Telephone Network
Chapter 8 Circuit Switching and Telephone Network
Chapter 3 Part 3 Switching and Bridging
An Engineering Approach to Computer Networking
Computer Networks: Switching and Queuing
Circuit Switch Design Principles
Design Principles of Scalable Switching Networks
Introduction and Overview
Presentation transcript:

Switching - Fabric An Engineering Approach to Computer Networking

April 3, 2000Communication Networks2 Switching Number of connections: from few (4 or 8) to huge (100K)

April 3, 2000Communication Networks3 Switching - Basic Assumptions continuous streams telephone connections no bursts no buffers connections change multicast Blocking external internal re-arrangeable strict sense non-blocking wide sense non-blocking

April 3, 2000Communication Networks4 Multiplexors and demultiplexors Multiplexor: aggregates sessions N input lines Output runs N times as fast as input Demultiplexor: distributes sessions one input line and N outputs that run N times slower Can cascade multiplexors

April 3, 2000Communication Networks5 Time division switching Key idea: when demultiplexing, position in frame determines output limk Time division switching interchanges sample position within a frame: time slot interchange (TSI)

April 3, 2000Communication Networks6 Example - TSI sessions: (1,2) (2,4) (3,1) (4,3) TSI

April 3, 2000Communication Networks7 TSI Simple to build. Multicast Limit is the time taken to read and write to memory For 120,000 circuits need to read and write memory once every 125 microseconds each operation takes around 0.5 ns => impossible with current technology Need to look to other techniques

April 3, 2000Communication Networks8 Space division switching Each sample takes a different path through the switch, depending on its destination

April 3, 2000Communication Networks9 Crossbar Simplest possible space-division switch Crosspoints can be turned on or off

April 3, 2000Communication Networks10 Crossbar - example sessions: (1,2) (2,4) (3,1) (4,3)

April 3, 2000Communication Networks11 Crossbar Advantages: simple to implement simple control strict sense non-blocking Drawbacks number of crosspoints, N 2 large VLSI space vulnerable to single faults

April 3, 2000Communication Networks12 Time-space switching Precede each input trunk in a crossbar with a TSI Delay samples so that they arrive at the right time for the space division switchs schedule MUXMUX MUXMUX

April 3, 2000Communication Networks13 Time-Space: Example TSI Internal speed = double link speed time 1 time 2

April 3, 2000Communication Networks14 Finding the schedule Build a graph nodes - input links session connects an input and output nodes. Feasible schedule Computing a schedule compute perfect matching.

April 3, 2000Communication Networks15 Time-space-time (TST) switching Allowed to flip samples both on input and output trunk Gives more flexibility => lowers call blocking probability

April 3, 2000Communication Networks16 Circuit switching - Space division graph representation transmitter nodes receiver nodes internal nodes Feasible schedule edge disjoint paths. cost function number of crosspoints internal nodes

April 3, 2000Communication Networks17 Example sessions: (1,3) (2,6) (3,1) (4,4) (5,2) (6,5)

April 3, 2000Communication Networks18 Clos Network Clos(N, n, k) N - inputs/outputs; nxk(N/n)x(N/n) kxn N=6 n=2 k=2 3x3 2x2

April 3, 2000Communication Networks19 Clos Network - strict sense non-blocking Holds for k >= 2n-1 Proof: Consider and idle input and output Input box connected to at most n-1 middle layer switches output box connected to at most n-1 middle layer switches There exists a "free" middle switch.

April 3, 2000Communication Networks20 Proof

April 3, 2000Communication Networks21 Example Clos(8,2,3) N=8 n=2 k=3 4x4 3x2 2x3 4x43x2

April 3, 2000Communication Networks22 Clos Network - rearrangable Holds for k >= n Proof: Consider all input and output find a perfect matching. route the perfect matching remaining network is Clos(N-n,n-1,k-1) summary: smaller circuit weaker guarantee Mulicast ?

April 3, 2000Communication Networks23 Rearrangable Clos Network – routing algorithm n Start at some arbitrary 2x2 input switch, and route it to its destination through the upper switch. n Route the other output port of the 2x2 switch you reached to its input port through the lower switch. n If the other port in the input switched you reached has not been routed yet, route it through the upper middle switch. Otherwise, select an arbitrary input port switch that was not yet used, and repeat the procedure.

April 3, 2000Communication Networks24 Recursive constructions N/2 x N/ n 1 n

April 3, 2000Communication Networks25 Algorithm Complexity N routing steps for each level Log n levels to do ===> N log n Given parallel hardware: O(N) time

April 3, 2000Communication Networks26 Alternative View of the problem A graph coloring problem: Input/output switches = nodes A match = link Middle stage switches = colors This is the well known Coloring of bi-partite graph problem. Heuristics fail miserably!!!

April 3, 2000Communication Networks27 Another algorithm – matrix based Specification matrix: Rows = input switches (n) Columns = middle switches (N/n = r) Content = output switches (1..n) We need an algorithms that will fill up the matrix with a feasible routing: Same number cannot appear in the same column Works also for CLOS with redundancy

April 3, 2000Communication Networks28 Algorithm Principle For j=0,1,2,… balance the destination j among the columns Challenges: efficiency termination We describe an Algorithm by Lee, Hwang, and Carpinelli, T.COM. 44 (11), Nov 1996

April 3, 2000Communication Networks29 The Matrix Meaning 0 1 4x4 3x2 2x3 4x43x2

April 3, 2000Communication Networks30 Data Structures (j,e), j=0,1,…n-1, e=0,1,…,r-1 :- the set of rows {i} such that s ij =e 0(e), e=0,1,r-1 :- the set of columns {j} such that S i does not contain e 2(e), e=0,1,r-1 :- the set of columns {j} such that S i contains e at least twice

April 3, 2000Communication Networks31 Algorithm Init: e=0 1. If 2(e) empty e e+1 if e=r stop; else goto 1 2. if 2(e) j 1 st element of 2(e) k 1 st element of 0(e) 3. (simple swap) i 1 st element of (j,e) if e< s ik swap s ij with s ik e s ik remove i from (j,e) and (k,e) add i to (j,e) and (k,e) if |(j,e)|=1 remove j from 2(e) if |(j,e)|=1 remove j from 0(e) if |(j,e)|=2 add j to 2(e) if |(k,e)|=0 add k to 0(e) if |(k,e)|=1 remove k from 2(e) remove k from 0(e) goto step 1 4. (Next Simple Swap) If e> s ik i 2 nd element of s ik repeat step 3 on i if e> s ik goto step 5 5. (Successive Swap) A. u e; remove k from 0(u) if if |(j,u)|=2 remove j from 2(u) B. v s ik swap s ij with s ik remove i from (j,u) and (k,v) add i to (j,v) and (k,u) C. if e<v if |(k,v)|=0 add k to 0(v) if |(k,v)|=1 remove k from 2(v) if |(j,v)|=1 remove j from 0(v) if |(j,v)|=2 add j to 2(v) goto step 1 D. if e>v u v goto step 5B

April 3, 2000Communication Networks32 Algorithm Complexity adding an element to a set, choosing/removing the 1 st /2 nd element from a set take O(1) steps 5A 5B and 5D each take O(1) time removing a generally positioned element from an r-set takes O(r) time step 5C time complexity is in O(r) [ 2(v)-{k}, 0(v)-{j} ] the looping in step 5 does not contain step 5C, only 5B and 5D the time complexity for step 5 is O(r) Algorithm time complexity O(nr 2 )

April 3, 2000Communication Networks33 Recursive constructions - Benes Network N/2 x N/ n 1 n

April 3, 2000Communication Networks34 Clos network size Number of switching elements is given by for k=n (rearrangeable non-blocking) Optimal value for n is n=sqrt{2}N, which yields

April 3, 2000Communication Networks35 a lower bound for the number of switching elements? Assume we have 2x2 switching units. We have N! switching permutation Can we achieve this bound?

April 3, 2000Communication Networks36 Example 16x16

April 3, 2000Communication Networks37 Benes Networks Size: 2 log N –1 stages N/2 switches in each stage N log 2 N –N/2 Rearrangeable Clos network with k=2 n=2 Symmetry Example. proof

April 3, 2000Communication Networks38 Strict Sense non-Blocking N/2 x N/

April 3, 2000Communication Networks39 Cantor Networks m copies of Benes network. For m >= log N its strict sense non-blocking Network size N log 2 N Example Proof.

April 3, 2000Communication Networks40 Banyan Self routing! Size: log 2 N stages N/2 switches in each stage 0.5N log 2 N elements This is less than the lower bound!

April 3, 2000Communication Networks41 Banyan

April 3, 2000Communication Networks42 Other Banyans Omega or shuffle exchange

April 3, 2000Communication Networks43 How do deal with internal blocking in Banyan speed – up internal buffers Batcher bitonic sorter

April 3, 2000Communication Networks44