Dynamic Prediction of Architectural Vulnerability

Slides:



Advertisements
Similar presentations
A Preliminary Attempt ECEn 670 Semester Project Wei Dang Jacob Frogget Poisson Processes and Maximum Likelihood Estimator for Cache Replacement.
Advertisements

Branch prediction Titov Alexander MDSP November, 2009.
Discovering and Exploiting Program Phases Timothy Sherwood, Erez Perelman, Greg Hamerly, Suleyman Sair, Brad Calder CSE 231 Presentation by Justin Ma.
1 Saad Arrabi 2/24/2010 CS  Definition of soft errors  Motivation of the paper  Goals of this paper  ACE and un-ACE bits  Results  Conclusion.
A Mechanism for Online Diagnosis of Hard Faults in Microprocessors Fred A. Bower, Daniel J. Sorin, and Sule Ozev.
Evaluating Impact of Soft-Errors in an Embedded System - Vijay Sheshadri Graduate Student Dept. of Electrical Engineering.
IVF: Characterizing the Vulnerability of Microprocessor Structures to Intermittent Faults Songjun Pan 1,2, Yu Hu 1, and Xiaowei Li 1 1 Key Laboratory of.
Using Hardware Vulnerability Factors to Enhance AVF Analysis Vilas Sridharan RAS Architecture and Strategy AMD, Inc. International Symposium on Computer.
® 1 ISCA 2004 Shubu Mukherjee, FACT Group, MMDC, Intel Techniques to Reduce the Soft Error Rate of a High-Performance Microprocessor Techniques to Reduce.
® 1 Shubu Mukherjee, FACT Group Cache Scrubbing in Microprocessors: Myth or Necessity? Practical Experience Report Shubu Mukherjee Joel Emer, Tryggve Fossum,
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
CMPUT 466/551 Principal Source: CMU
CS 7810 Lecture 25 DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design T. Austin Proceedings of MICRO-32 November 1999.
Transient Fault Tolerance via Dynamic Process-Level Redundancy Alex Shye, Vijay Janapa Reddi, Tipp Moseley and Daniel A. Connors University of Colorado.
Cost-Effective Register File Soft Error reduction Pablo Montesinos, Wei Liu and Josep Torellas, University of Illinois at Urbana-Champaign.
EE 231 Digital Electronics Fall 01 week 1-slide 1 Digital Hardware Systems Digital Systems Digital vs. Analog Waveforms Analog: values vary over a broad.
MATH408: Probability & Statistics Summer 1999 WEEKS 8 & 9 Dr. Srinivas R. Chakravarthy Professor of Mathematics and Statistics Kettering University (GMI.
Barcelona, Spain November 13, 2005 WAR-1: Assessing SEU Vulnerability Via Circuit-Level Timing Analysis 1 Assessing SEU Vulnerability via Circuit-Level.
IE-331: Industrial Engineering Statistics II Spring 2000 WEEK 1 Dr. Srinivas R. Chakravarthy Professor of Operations Research and Statistics Kettering.
Correlation and Regression. Relationships between variables Example: Suppose that you notice that the more you study for an exam, the better your score.
1 Chapter 17: Introduction to Regression. 2 Introduction to Linear Regression The Pearson correlation measures the degree to which a set of data points.
GPU-Qin: A Methodology For Evaluating Error Resilience of GPGPU Applications Bo Fang , Karthik Pattabiraman, Matei Ripeanu, The University of British.
Evaluating the Error Resilience of Parallel Programs Bo Fang, Karthik Pattabiraman, Matei Ripeanu, The University of British Columbia Sudhanva Gurumurthi.
Roza Ghamari Bogazici University.  Current trends in transistor size, voltage, and clock frequency, future microprocessors will become increasingly susceptible.
Copyright © 2008 UCI ACES Laboratory Kyoungwoo Lee 1, Aviral Shrivastava 2, Nikil Dutt 1, and Nalini Venkatasubramanian 1.
1 Computer Architecture Research Overview Rajeev Balasubramonian School of Computing, University of Utah
Graphics Hardware 2006 The Visual Vulnerability Spectrum: Characterizing Architectural Vulnerability for Graphics Hardware Jeremy Sheaffer †, David Luebke.
Predictive Design Space Exploration Using Genetically Programmed Response Surfaces Henry Cook Department of Electrical Engineering and Computer Science.
Self-* Systems CSE 598B Paper title: Dynamic ECC tuning for caches Presented by: Niranjan Soundararajan.
Regression Lines. Today’s Aim: To learn the method for calculating the most accurate Line of Best Fit for a set of data.
Yun-Chung Yang TRB: Tag Replication Buffer for Enhancing the Reliability of the Cache Tag Array Shuai Wang; Jie Hu; Ziavras S.G; Dept. of Electr. & Comput.
Correlation and Regression: The Need to Knows Correlation is a statistical technique: tells you if scores on variable X are related to scores on variable.
11 Online Computing and Predicting Architectural Vulnerability Factor of Microprocessor Structures Songjun Pan Yu Hu Xiaowei Li {pansongjun, huyu,
Eduardo L. Rhod, Álisson Michels, Carlos A. L. Lisbôa, Luigi Carro ETS 2006 Fault Tolerance Against Multiple SEUs using Memory-Based Circuits to Improve.
Architectural Vulnerability Factor (AVF) Computation for Address-Based Structures Arijit Biswas, Paul Racunas, Shubu Mukherjee FACT Group, DEG, Intel Joel.
Methodology to Compute Architectural Vulnerability Factors Chris Weaver 1, 2 Shubhendu S. Mukherjee 1 Joel Emer 1 Steven K. Reinhardt 1, 2 Todd Austin.
CISC Machine Learning for Solving Systems Problems Microarchitecture Design Space Exploration Lecture 4 John Cavazos Dept of Computer & Information.
Static Analysis to Mitigate Soft Errors in Register Files Jongeun Lee, Aviral Shrivastava Compiler Microarchitecture Lab Arizona State University, USA.
Week of March 23 Partial correlations Semipartial correlations
Spring 2008 CSE 591 Compilers for Embedded Systems Aviral Shrivastava Department of Computer Science and Engineering Arizona State University.
CS203 – Advanced Computer Architecture Dependability & Reliability.
LECTURE 13: LINEAR MODEL SELECTION PT. 3 March 9, 2016 SDS 293 Machine Learning.
GangES: Gang Error Simulation for Hardware Resiliency Evaluation Siva Hari 1, Radha Venkatagiri 2, Sarita Adve 2, Helia Naeimi 3 1 NVIDIA Research, 2 University.
3-1Forecasting Weighted Moving Average Formula w t = weight given to time period “t” occurrence (weights must add to one) The formula for the moving average.
Yandell – Econ 216 Chap 15-1 Chapter 15 Multiple Regression Model Building.
CS Introduction to Operating Systems
QUANTUM COMPUTING: Quantum computing is an attempt to unite Quantum mechanics and information science together to achieve next generation computation.
Performance and Fault Tolerance
SE-Aware HPC Extension : Selective Data Protection for reducing failures due to soft errors 7/20/2006 Kyoungwoo Lee.
Fault Tolerance & Reliability CDA 5140 Spring 2006
nZDC: A compiler technique for near-Zero silent Data Corruption
Reading: Pedro Domingos: A Few Useful Things to Know about Machine Learning source: /cacm12.pdf reading.
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
Bank-aware Dynamic Cache Partitioning for Multicore Architectures
Embedded Computer Architecture 5SAI0 Technology
Design and Analysis of Nonlinear Models for the Mars 2020 Rover
S519: Evaluation of Information Systems
IPv4.
Hwisoo So. , Moslem Didehban#, Yohan Ko
Dynamic Prediction of Architectural Vulnerability
InCheck: An In-application Recovery Scheme for Soft Errors
2/23/2019 A Practical Approach for Handling Soft Errors in Iterative Applications Jiaqi Liu and Gagan Agrawal Department of Computer Science and Engineering.
Determine the type of correlation between the variables.
Embedded Computer Architecture 5SAI0 Technology
Multiple Regression – Split Sample Validation
Guihai Yan, Yinhe Han, and Xiaowei Li
Choosing a Model pages 563–566 Exercises 1. quadratic 2. linear 3.
Lesson – How can I measure my linear fit? - Correlations
DeltaV Neural - Expert In Expert mode, the user can select the training parameters, recommend you use the defaults for most applications.
What Are Performance Counters?
Presentation transcript:

Dynamic Prediction of Architectural Vulnerability Kristen Walcott, Greg Humphreys, Sudhanva Gurumurthi University of Virginia {walcott, humper, gurumurthi}@cs.virginia.edu Challenge As soft errors become more of a problem, protection will be needed even for every day PCs. Providing total redundancy is too expensive and assumes that AVF is 100%. Our work shows that AVF varies over time and across applications. Transient faults due to particle strikes are a key challenge in microprocessor design. As transistor counts increase exponentially, per-chip faults are a growing burden. Spatial and temporal redundancy techniques are used to protect against faults. Redundancy techniques assume that any fault will result in a visible program error (i.e., the Architectural Vulnerability Factor (AVF) is 100 percent). Over-design can hurt performance and drain power. 2 SimPoints of bzip2 Rising Problem Dynamic AVF Prediction Outliers (Correlation to AVF) Intel Corporation Microarchitectural Metrics FIT = Failure in Time = 1 failure in a billion hours Prediction Results We identify strong correlations between structural AVF values and a small set of processor metrics. Particle Strike Causes Bit Flip! Bit Read? yes no Detection & Correction Using linear and quadratic regression, we determined an AVF characterization that uses only a few easily measurable variables. These characterizations can be used to predict AVF accurately. Bit has error protection benign fault no error benign fault no error no Detection only Does bit matter? Does bit matter? no yes no yes True Detected Unrecoverable Error False Detected Unrecoverable Error Silent Data Corruption benign fault no error galgel benchmark What bits matter? Future Work Calculating Vulnerability With an accurate predictor, redundancy may be turned on only when vulnerability is high. Preliminary results show that partial redundancy provides a significant performance boost over full redundancy. Next we will perform a more rigorous exploration of the design space of partial redundant multithreading implementations and investigate redundancy toggling policies. AVFbit = Probability that a Bit Matters = # of Visible Errors # of Bit Flips from Particle Strikes Computer Science http://www.cs.virginia.edu/~krw7c/avf.html at the UNIVERSITY of VIRGINIA