Comprehensive CD Uniformity Control in Lithography and Etch Process

Slides:



Advertisements
Similar presentations
Design of Experiments Lecture I
Advertisements

Design Rule Generation for Interconnect Matching Andrew B. Kahng and Rasit Onur Topaloglu {abk | rtopalog University of California, San Diego.
Tunable Sensors for Process-Aware Voltage Scaling
Compensation for Measurement Errors Due to Mechanical Misalignments in PCB Testing Anura P. Jayasumana, Yashwant K. Malaiya, Xin He, Colorado State University.
Statistical Crosstalk Aggressor Alignment Aware Interconnect Delay Calculation Supported by NSF & MARCO GSRC Andrew B. Kahng, Bao Liu, Xu Xu UC San Diego.
Toward Performance-Driven Reduction of the Cost of RET-Based Lithography Control Dennis Sylvester Jie Yang (Univ. of Michigan,
Circuit Performance Variability Decomposition Michael Orshansky, Costas Spanos, and Chenming Hu Department of Electrical Engineering and Computer Sciences,
Statistical Gate Delay Calculation with Crosstalk Alignment Consideration Andrew B. Kahng, Bao Liu, Xu Xu UC San Diego
Timing Analysis and Optimization Implications of Bimodal CD Distribution in Double Patterning Lithography Kwangok Jeong and Andrew B. Kahng VLSI CAD LABORATORY.
Discriminant Analysis Testing latent variables as predictors of groups.
Dose Map and Placement Co-Optimization for Timing Yield Enhancement and Leakage Power Reduction Kwangok Jeong, Andrew B. Kahng, Chul-Hong Park, Hailong.
Advanced Computing and Information Systems laboratory Device Variability Impact on Logic Gate Failure Rates Erin Taylor and José Fortes Department of Electrical.
Quantify prediction uncertainty (Book, p ) Prediction standard deviations (Book, p. 180): A measure of prediction uncertainty Calculated by translating.
1 CE 530 Molecular Simulation Lecture 7 David A. Kofke Department of Chemical Engineering SUNY Buffalo
L. Karklin, S. Mazor, D.Joshi1, A. Balasinski2, and V. Axelrad3
1 Statistical Mechanics and Multi- Scale Simulation Methods ChBE Prof. C. Heath Turner Lecture 11 Some materials adapted from Prof. Keith E. Gubbins:
Capturing Crosstalk-Induced Waveform for Accurate Static Timing Analysis Masanori Hashimoto, Yuji Yamada, Hidetoshi Onodera Kyoto University.
Probabilistic Mechanism Analysis. Outline Uncertainty in mechanisms Why consider uncertainty Basics of uncertainty Probabilistic mechanism analysis Examples.
Statistical Sampling-Based Parametric Analysis of Power Grids Dr. Peng Li Presented by Xueqian Zhao EE5970 Seminar.
Impact of Interconnect Architecture on VPSAs (Via-Programmed Structured ASICs) Usman Ahmed Guy Lemieux Steve Wilton System-on-Chip Lab University of British.
Process Variation Mohammad Sharifkhani. Reading Textbook, Chapter 6 A paper in the reference.
Pattern Sensitive Placement For Manufacturability Shiyan Hu, Jiang Hu Department of Electrical and Computer Engineering Texas A&M University College Station,
Images Similarity by Relative Dynamic Programming M. Sc. thesis by Ady Ecker Supervisor: prof. Shimon Ullman.
How Errors Propagate Error in a Series Errors in a Sum Error in Redundant Measurement.
Multivariate Data Analysis Chapter 1 - Introduction.
TNO TPD TNO Science and Industry, 12 May Simulation of processing Influence of secondary electron statistics More Moore SP3WP6.4.
EE201C : Stochastic Modeling of FinFET LER and Circuits Optimization based on Stochastic Modeling Shaodi Wang
Statistics for Political Science Levin and Fox Chapter Seven
BME 353 – BIOMEDICAL MEASUREMENTS AND INSTRUMENTATION MEASUREMENT PRINCIPLES.
Tutorial I: Missing Value Analysis
September 28, 2000 Improved Simultaneous Data Reconciliation, Bias Detection and Identification Using Mixed Integer Optimization Methods Presented by:
Department of Electrical and Computer Engineering University of Wisconsin - Madison Optimizing Total Power of Many-core Processors Considering Voltage.
Lecture 8: Measurement Errors 1. Objectives List some sources of measurement errors. Classify measurement errors into systematic and random errors. Study.
Proximity Optimization for Adaptive Circuit Design Ang Lu, Hao He, and Jiang Hu.
PROCEED: Pareto Optimization-based Circuit-level Evaluation Methodology for Emerging Devices Shaodi Wang, Andrew Pan, Chi-On Chui and Puneet Gupta Department.
THEORY OF SAMPLING MMEA Certainty Seminar Markku Ohenoja 1 Markku Ohenoja / Control Engineering Laboratory
Unified Adaptivity Optimization of Clock and Logic Signals Shiyan Hu and Jiang Hu Dept of Electrical and Computer Engineering Texas A&M University.
July 11, 2016 Run-to-Run Control of Linewidth and Overlay in Semiconductor Manufacturing Christopher Allen Bode Dr. Thomas F. Edgar, Advisor University.
Date of download: 9/20/2016 Copyright © 2016 SPIE. All rights reserved. Top view of the studied mask and the splitting strategy for the investigated LELE.
Descriptive Statistics ( )
Determining How Costs Behave
Deep Feedforward Networks
Chapter 4b Process Variation Modeling
Introducing the M-metric Maurice R. Masliah and Paul Milgram
Supervised Learning Based Model for Predicting Variability-Induced Timing Errors Xun Jiao, Abbas Rahimi, Balakrishnan Narayanaswamy, Hamed Fatemi, Jose.
Lesson 2: Performance of Control Systems
Defining Statistical Sensitivity for Timing Optimization of Logic Circuits with Large-Scale Process and Environmental Variations Xin Li, Jiayong Le, Mustafa.
Simulation-Based Approach for Comparing Two Means
Design of Digital Filter Bank and General Purpose Digital Shaper
Delay Optimization using SOP Balancing
Capacitance variation 3/ (%)
Coping with Variability in Semiconductor Manufacturing
Dipole Antennas Driven at High Voltages in the Plasmasphere
12 Inferential Analysis.
Sensitivity of Spectroscopic Scatterometry: Sub-100nm Technology
Critical Dimension Control and its Implications in IC Performance
Lithography Diagnostics Based on Empirical Modeling
Resist Resolution Enhancement and Line-end Shortening Simulation
Gerald Dyer, Jr., MPH October 20, 2016
Impact of Parameter Variations on Multi-core chips
Is Co-existence Possible?
Post-Silicon Calibration for Large-Volume Products
12 Inferential Analysis.
Department of Electrical Engineering
Stephen Govea Javad Zandazad
Process Recipe Optimization using Calibrated Simulation Engine
Delay Optimization using SOP Balancing
Junwei Bao, Costas Spanos
ENM 310 Design of Experiments and Regression Analysis Chapter 3
Presentation transcript:

Comprehensive CD Uniformity Control in Lithography and Etch Process Qiaolin Zhanga, Cherry Tangb, Tony Hsiehb, Nick Maccraeb, Bhanwar Singhb, Kameshwar Poollaa, Costas Spanosa aDept of EECS, UC Berkeley bSDC, Advanced Micro Devices March 3, 2005

Motivation Importance of across-wafer (AW) CD (gate-length) uniformity Impacts IC performance spread and yield Large AW CDV large die-to-die performance variation low yield How to cope with increasing AW CD variation? Employ design tricks, ex. adaptive body biasing Has limitations Reduce AW CD variation during manufacturing The most effective approach

Across-wafer CD Variation Sources PEB Develop Spin/Coat Total across-wafer CD Variation Etch Exposure Deposition

CD Uniformity Control Approach Current litho clusters strive for uniform PEB profile of multi-zone bake plate and contemplate die-to-die exposure dose compensation to improve CDU. Our approach is to manipulate across-wafer PEB profiles to compensate for other systematic across-wafer poly CD variation sources Exposure PEB Develop Etch Spin/ Coat/ PAB CD Metrology Optimizer Optimal zone offsets

Multi-zone PEB Bake plate 2 4 3 6 5 7 1 Schematic setup of multi-zone bake plate (approximate) Each zone is given an individual steady state target temperature, by adjusting an offset value Zone offset knobs PEB Bake Plate -

Develop Inspection (DI) CDU Control Methodology The across-wafer DI CD is a function of zone offsets Seen as a constrained nonlinear programming problem Minimize Subject to:

Snapshot of Derived CD-to-Offset Model Empirically derived CD-to-offset model based on temperature-to-offset model and resist PEB sensitivity Zone 1 Zone 2 Zone 3 Zone 4 Zone 5 Zone 6 Zone 7 nm/offset unit

Simulation Results of DI CDU Control Dense Line Semi-isolated Line Isolated Line Experimentally extracted baseline CDU Simulated optimal CDU after applying DI CDU control Dense Line Semi-isolated Line Isolated Line CDU Improvement 72% 61% 69%

Final Inspection (FI) CDU Control Methodology Plasma etching induced AW CD Variation (signature) Across-wafer FI CD is function of zone offsets Now we minimize: Subject to:

Plasma Etching Induced AW CD Variation PEB-based DI control can be tuned to anticipate the plasma induced non-uniformity and cancel it. Use 3 plasma non-uniformity examples to simulate the proposed FI CDU control approach. Bowl Dome Tilt

FI CDU Control Simulation - Bowl Plasma Signature Dense Semi-isolated Isolated Experimentally extracted baseline CDU Simulated corrected DI CD after applying FI CDU control Simulated optimal FI CD after applying FI CDU control Dense Semi-isolated Isolated CDU Improvement 57% 37% 53%

FI CDU Control Simulation - Dome Plasma Signature Dense Semi-isolated Isolated Experimentally extracted baseline CDU Simulated corrected DI CD after applying FI CDU control Simulated optimal FI CD after applying FI CDU control Dense Semi-isolated Isolated CDU Improvement 69% 56% 65%

FI CDU Control Simulation - Tilted Plasma Signature Dense Semi-isolated Isolated Experimentally extracted baseline CDU Simulated corrected DI CD after applying FI CDU control Simulated optimal FI CD after applying FI CDU control Dense Semi-isolated Isolated CDU Improvement 56% 34% 52%

Simultaneous CDU Control for Multiple CD Targets Multi-objective optimization of CDU for multiple targets Minimize the weighted sum of deviation of each target Subject to: Optimal zone offsets: The relative magnitude of the weighting factor indicates the importance of meeting the corresponding CD target

Simultaneous CDU Control for Multiple CD Targets What is the best improvement possible for multiple targets? How can we automatically find the corresponding weighting factors and optimal zone offsets? Minimax optimization Weighting factors of the jth iteration along the optimal searching trajectory: Minimax to find optimal weighting factors and offsets

Simultaneous CDU Control for Multiple CD Targets Simulation of simultaneous CDU control for dense, semi-iso and iso lines Dense Line Semi-iso Line Iso Line Wd =0.36; Ws =0.33 ; Wi =0.31 64.9% 40.7% 66.4% Wd = 0.90; Ws =0.05 ; Wi =0.05 71.8% 15.9% 61.8% Wd = 0.05; Ws =0.90 ; Wi =0.05 48.2% 60.7% 54.1% Wd = 0.05; Ws =0.05 ; Wi =0.90 64.1% 32.4% 68.6% Dense Semi-isolated Isolated Experimentally extracted baseline CDU Simulated optimal FI CD after applying simultaneous CDU control

Summary and Conclusions Extracted CDU signatures of dense, iso and semi-iso CD-to-offset model enables DI & FI CDU control The derived CD-to-offset model is based on temperature-to-offset model and resist PEB sensitivity Offers better fidelity than the old CD-to-offset model purely based on CD measurement Simulation indicates promise of DI & FI CDU control Multi-objective & minimax optimization schemes enable simultaneous CDU control for multiple CD targets Work in SDC at AMD are under way to validate this approach experimentally

Technology/Circuit Co-Design: Impact of Spatial Correlation Paul Friedberg Department of Electrical Engineering and Computer Sciences University of California, Berkeley Feb. 14, 2005 Title Page

Outline Motivation Spatial Correlation Extraction Impact of Spatial Correlation on Circuit Performance How does process control impact spatial correlation? Conclusions/Future Plans

Motivation: reality design rules Circuit design Manufacturing Gate length, Vth, tox performance power

Motivation: simulation Canonical circuit Manuf. statistics μ, σ, ρ primary focus: spatial correlation performance power

Spatial Correlation Analysis Exhaustive ELM poly-CD measurements (280/field): Z-score each CD point, using wafer-wide distribution: For each spatial separation, calculate correlation r among all within-field pairs: (CD data courtesy of Jason Cain)

Spatial Correlation Dependence Within-field correlation vs. horizontal/vertical distance, evaluated for entire wafer: Statistical assumptions are violated (distribution is not stationary): we will address this later

Spatial Correlation Model Fit rudimentary linear model to spatial correlation curve extracted from empirical data: Ignore this part of the curve— restrict critical paths to some reasonable length rB Characteristic “correlation baseline” XL, characteristic “correlation length”

Monte Carlo Simulations Use canonical circuit of FO2 NAND-chain w/ stages separated by 100mm local interconnect, ST 90nm model: Perform several hundred Monte Carlo simulations for various combinations of XL, rB, and s/m (gate length variation) Measure resulting circuit delays, extract normalized delay variation (3s/m ) Input 100m Output Stage i 100 mm

Delay Variability vs. XL, rB, s/m Scaling gate length variation directly: most impactful Reducing spatial correlation also reduces variability, increasingly so as r decreases Normalized delay variability (3/) (%) Scaling factor B = 0.2 B = 0.0 B = 0.4 0% 20% 40% 60% 80% 100% XL scaling L scaling 25 20 15 10 5

Origin of Spatial Correlation Dependence CD variation can be thought of as nested systematic variations about a true mean: CDij =  + mask + fi + wj + εij Across-wafer Spatial components True mean Across-field Wafer Field

Origin of Spatial Correlation Dependence Within-die variation: Average Field Scan Slit Scaled Mask Errors Non-mask related across-field systematic variation - = Polynomial model of across-field systematic variation Removing this component of variation will simulate WID process control

Origin of Spatial Correlation Dependence Across-wafer variation extraction: - - Average Wafer Scaled Mask Errors Across-Field Systematic Variation Removing this component of variation will simulate AW process control = Across-Wafer Systematic Variation Polynomial Model

Artificial WID Process Control By removing the within-field component of variation, we get distinctly different correlation curves: Shape of curve changes; correlation decreases for horizontal, but increases for vertical

Artificial AW Process Control Removing the across-wafer component only: Shape stays roughly the same; correlation decreases across the board

Artificial AW+WID Process Control Removing both AW and WID components, get a cumulative effect larger than the sum of the parts:

Additional process control One more round of control: die-to-die dose control - = Horizontal separation Vertical separation

Conclusions Correlation effects are significant: should definitely be included in MC simulation frameworks Spatial correlation virtually entirely accounted for by systematic variation  Complete process control can almost completely reconcile correlation As process control is implemented, σ and ρ are simultaneously reduced: a double-win The closer to complete control, the greater the impact of additional control on correlation Last “little bit” of systematic variance in the distribution causes substantial correlation