Computer Buses Ref: Burd, Chp – 220 Englander, Chp 7 p

Slides:



Advertisements
Similar presentations
Computer Architecture and Organization
Advertisements

Provide data pathways that connect various system components.
IT253: Computer Organization
December 2003 DJM DECO_021 CPU Chips & Buses. December 2003 DJM DECO_022 CPU Chips Modern ones are contained on a single chip Each chip has a set of pins.
Chapter Three: Interconnection Structure
HARDWARE Rashedul Hasan..
Digital Computer Fundamentals
1 Operating Systems Input/Output Management. 2 What is the I/O System A collection of devices that different sub- systems of a computer use to communicate.
Introduction Computer Hardware Jess 2006 EXPANSION CARDS BUS ARCHITECTURE AND CONNECTORS.
FIU Chapter 7: Input/Output Jerome Crooks Panyawat Chiamprasert
Computer Hardware Processing and Internal Memory.
The CPU - Outline. Components of CPU Englander p
University College Cork IRELAND Hardware Concepts An understanding of computer hardware is a vital prerequisite for the study of operating systems.
TECH CH03 System Buses Computer Components Computer Function
Prepared by Careene McCallum-Rodney Hardware specification of a computer system.
Module I Overview of Computer Architecture and Organization.
PHY 201 (Blum) Buses Warning: some of the terminology is used inconsistently within the field.
CS-334: Computer Architecture
Computer Organization CSC 405 Bus Structure. System Bus Functions and Features A bus is a common pathway across which data can travel within a computer.
COMP 1017: Digital Technologies Session 7: Motherboards.
Chapter 8 Input/Output. Busses l Group of electrical conductors suitable for carrying computer signals from one location to another l Each conductor in.
… when you will open a computer We hope you will not look like …
9/28: Buses & Communication Buses: highways of the motherboard –system buses –local buses: PCI, ISA, EISA –expansion slots plug & play laptops: PCMCIA.
Computer Processing of Data
LOGO BUS SYSTEM Members: Bui Thi Diep Nguyen Thi Ngoc Mai Vu Thi Thuy Class: 1c06.
Buses Warning: some of the terminology is used inconsistently within the field.
CHAPTER 3 TOP LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION
Top Level View of Computer Function and Interconnection.
Input/Output 2 What is I/O? How we get the CPU to communicate with devices From the computer’s point of view, it’s just 1’s and 0’s Gets interpreted.
Computer Architecture Part IV-B: I/O Buses. Chipsets Intelligent bus controller chips found on the motherboard Enable higher speeds on one or more buses.
Interrupts, Buses Chapter 6.2.5, Introduction to Interrupts Interrupts are a mechanism by which other modules (e.g. I/O) may interrupt normal.
COMPUTER ARCHITECTURE. Recommended Text 1Computer Organization and Architecture by William Stallings 2Structured Computer Organisation Andrew S. Tanenbaum.
Input/Output Computer component : Input/Output I/O Modules External Devices I/O Modules Function and Structure I/O Operation Techniques I/O Channels and.
COMPUTER ORGANIZATIONS CSNB123. COMPUTER ORGANIZATIONS CSNB123 Expected Course Outcome #Course OutcomeCoverage 1Explain the concepts that underlie modern.
Computer Architecture Lecture 2 System Buses. Program Concept Hardwired systems are inflexible General purpose hardware can do different tasks, given.
EEE440 Computer Architecture
CS-350 TERM PROJECT COMPUTER BUSES By : AJIT UMRANI.
Computer System Internal components - The processor - Main memory - I / O controllers - Buses External components (peripherals). These include: - keyboard.
ECEG-3202 Computer Architecture and Organization Chapter 3 Top Level View of Computer Function and Interconnection.
Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.
PC Internal Components Lesson 4.  Intel is perhaps the most recognizable microprocessor manufacturer. List some others.
Dr Mohamed Menacer College of Computer Science and Engineering, Taibah University CE-321: Computer.
Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.
Group 1 chapter 3 Alex Francisco Mario Palomino Mohammed Ur-Rehman Maria Lopez.
بسم الله الرحمن الرحيم MEMORY AND I/O.
Chapter 3 System Buses.  Hardwired systems are inflexible  General purpose hardware can do different tasks, given correct control signals  Instead.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
1 Chapter 1 Basic Structures Of Computers. Computer : Introduction A computer is an electronic machine,devised for performing calculations and controlling.
Components of Computer
Operating Systems (CS 340 D)
Chapter 3 Top Level View of Computer Function and Interconnection
ECEG-3202 Computer Architecture and Organization
Overview of Computer Architecture and Organization
Five Key Computer Components
Overview of Computer Architecture and Organization
William Stallings Computer Organization and Architecture 7th Edition
William Stallings Computer Organization and Architecture
Presentation transcript:

Computer Buses Ref: Burd, Chp 6. 206 – 220 Englander, Chp 7 p 177-183

Outline Definition of bus Types of bus lines and their role Interrupts Bus standards Ports

Buses Data travels between components (CPU, memory & I/O devices) of the computer along communication paths called buses. (Note: can also have buses external to system) Bus is made up of multiple lines, which may be wires or conductors on a printed board. Bus may carry data between two components only (point-to-point) or it may be shared between many (multipoint). System bus connects CPU with main memory & other system components.

Buses ALU Control unit CPU video controller memory disk Point-to point bus Multipoint / system bus Buses may be serial (one bit at time) or parallel (multiple bits at time. Most internal buses are parallel, most external are serial.

Bus Lines Bus lines classified as data, address, control and power lines. Depending on the function of the bus, it may have all or some of these types. Current system bus may have >100 lines, including all 4 types Data lines provide path for moving data (including instructions) between system components. It’s width usually same or multiple of CPU word size (eg 64 bit CPU usually has 64 or 128 bit data bus) to enhance system performance

Address lines used by the CPU to carry a digital code which uniquely identifies each memory location and I/O port. It’s size dictates maximum addressable memory. eg 8 bit address bus allows only 28 memory locations 00 01 10 11 1 or 0 Possible combinations = 4 (or 22 ) 00, 01, 10, 11 2 line address BUS MEMORY LOCATIONS

Evolution of Intel Microprocessor Name: 8080 80286 80386 Pentium PII Year: 1974 1980 1985 1993 1997 Data Bus 8 16 32 64 64 Address 20 24 32 32 36 bus width Addressable 1MB 16MB 4GB 4GB 64G Memory

Bus lines Control lines include memory read/write & I/O read/write transfer acknowledge bus request/grant interrupt request/acknowledge clock used to synchronize operations Control signals necessary to effectively share bus, but may consume many bus cycles => bus protocols designed to minimize these.

For module to send data to another, must obtain use of bus by sending bus request signal on control line bus request write 1 CONTROL LINES When request granted, puts module address on address lines, and transfers data via data bus lines. 1 ADDRESS LINES 1 DATA LINES

Bus Speed Bus clock speed and data bus width together determine theoretical max data transfer rate of bus eg 64 bits * 100 mhz. However, actual speeds are much less than this due to reliability problems caused by with electrical interference, slow peripheral devices etc. Power lines carry electrical power to the module they are communicating with.

Interrupts An interrupt is a signal that interrupts normal processing of CPU to indicate some event has occurred. It may be come from several sources: I/O device ( e.g keyboard, printer, disk drive) timer (running from system clock) program (software interrupt) hardware failure (eg memory error) Interrupts carried on special bus control lines to cpu, eg in pcs ~ 15 lines, IRQ1,IRQ8 etc

Interrupts Interrupt Handlers are operating system service routines used to process each interrupt. They are loaded into memory at start up. Interrupts are assigned priorities to allow some interrupts (eg hardware failure) to take precedence over less important ones. I/O device controllers use interrupts to communicate with cpu as these devices are so slow compared to cpu.

Fetch/ Execute/ Interrupt Cycle Fetch the next instruction START Interrupts disabled Execute the Instruction Interrupts enabled Check for interrupt, process if req’d.

Bus Standards Many different standards (protocols) for BUS architecture Standard specifies format & meaning of messages sent across bus A computer system will contain multiple diff bus types, with some interconnected to form backplane or system bus. Bus controller (bus interface unit) used to interconnect different bus types by converting signals to correct format.

BUS standards ISA . Was standard system bus- initially 8 bit, then 16 bit when AT (286) introduced. Latest version – EISA is 32 bit. Still used to connect slow I/O devices As processor speed and need for high volume high speed data transfer increase, bus can cause serious bottlenecks in I/O processing. One solution is Local BUS dedicated to input/output devices. PCI is recent 32 (or 64) bit Local BUS standard used to connect many fast I/O devices. It multiplexes data & addresses on same lines AGP - graphics only internal bus

External bus standards USB - recent standard for external serial bus with high throughput, allows daisychaining (up to 127 devices). Eliminates need for separate serial and parallel ports for common devices. SCSI bus family - use a specialized parrallel port, that can accept and provide addressing for multiple different devices such as disk drives, CD-ROMs, scanners at very high data rates. IEEE FireWire - extremely high speed external bus, developed for peripherals such as video cameras

Ports Many I/O devices connect into bus via standard interface called a port. An I/O port is a connector at end of bus into which device can be plugged. Older I/O ports were low speed, still in limited use Serial (e.g RS-232, 25 pin tech. spec, used for mouse, modem,network interface) one bit at a time, over one line. Parrallel (e.g. Centronics, used for printers) multiple bits at a time, over multiple lines. Newer ports, eg USB port handle multiple devices and much higher data throughput

Storage Device Controllers Storage & I/O devices connected to system bus through a device controller. Device Controller : implements bus interface standard. translates commands from cpu into device-specific format Allows multiple devices to share bus connection EIDE and SCSI controllers are complex devices with on-board processor, able to control large range of devices – disk, tape, CD, DVD drives.

Technology Focus

Bus Interface units Systems frequently have many different types of buses within the one system. The bus interface unit provides the translation mechanism for moving data from one type of bus to another.

CPU CPU BUS MEMORY bus interface bus interface PCI BUS AGP BUS USB Port Interface bus interface SCSI Disk controller Video Adapter ISA BUS Parallel Port Interface Serial Port Interface printer modem