8085 Microprocessor Architecture – Demultiplexing the AD7-AD0

Slides:



Advertisements
Similar presentations
8086/8088 Hardware Specifications (Chapter 8)
Advertisements

Computer Architecture and Microprocessors
Microprocessor & Interfacing
Chapter /8088 Hardware Specifications
8086 [2] Ahad. Internal! External? 8086 vs _bit Data Bus 20_bit Address 8_bit Data Bus 20_bit Address Only external bus of 8088 is.
Parul Polytechnic Institute
Dr. Rabie A. Ramadan Al-Azhar University Lecture 3
PROGRAMMABLE PERIPHERAL INTERFACE -8255
Parul Polytechnic Institute Parul Polytechnic Institute Subject Code : Name Of Subject : Microprocessor and assembly language programming Name.
Microprocessor Dr. Rabie A. Ramadan Al-Azhar University Lecture 4.
ECE 2211 Microprocessor and Interfacing Chapter 8 The 8088/8086 Microprocessors and their memory and I/O interfaces Br. Athaur Rahman Bin Najeeb Room.
Khaled A. Al-Utaibi 8086 Bus Design Khaled A. Al-Utaibi
Subject Code : Name Of Subject : Microprocessor and assembly language programming Name of Unit : Instruction cycle and Timing diagram Topic : Instruction.
Dr A Sahu Dept of Computer Science & Engineering IIT Guwahati.
TK2633 Introduction to Parallel Data Interfacing DR MASRI AYOB.
Engineering 4862 Microprocessors Lecture 23 Cheng Li EN-4012
8086.  The 8086 is Intel’s first 16-bit microprocessor  The 8086 can run at different clock speeds  Standard 8086 – 5 MHz  –10 MHz 
SYSTEM CLOCK Clock (CLK) : input signal which synchronize the internal and external operations of the microprocessor.
The 8085 Microprocessor Architecture
Introduction to Microprocessors (CS 45) Session Microprocessor - 2.
Microprocessor and Microcontroller
The 8085 Microprocessor Architecture. Contents The 8085 and its Buses. The address and data bus ALU Flag Register Machine cycle Memory Interfacing The.
Parul Polytechnic Institute Subject Code : Name Of Subject : Microprocessor and assembly language programming Name of Unit : Introduction to Microprossor.
Designing the 8086/8088 Microcomputer System
4-1 ECE 424 Design of Microprocessor-Based Systems Haibo Wang ECE Department Southern Illinois University Carbondale, IL Hardware Detail of Intel.
1 TK2633TK Microprocessor Architecture DR MASRI AYOB.
Room: Timbalan Pengarah Pusat Komputer Phone: Dr Masri Ayob TK 2633 Microprocessor & Interfacing Lecture 4: Introduction.
TK 2633 Microprocessor & Interfacing
P Address bus Data bus Read-Only Memory (ROM) Read-Write Memory (RAM)
TK Memory Interface DR MASRI AYOB. 2 Requirement and memory structure There are two types of memory: –RAM: read and write –ROM: read only Figure.
TK I/O Peripherals Interface DR MASRI AYOB.
GURSHARAN SINGH TATLA PIN DIAGRAM OF 8085 GURSHARAN SINGH TATLA
Microcomputer & Interfacing Lecture 2
Khaled A. Al-Utaibi  8086 Pinout & Pin Functions  Minimum & Maximum Mode Operations  Microcomputer System Design  Minimum Mode.
Memory interface Memory is a device to store data
Embedded Systems Design 1 Lecture Set 6 I/O Ports.
Dr. Rabie A. Ramadan Al-Azhar University Lecture 6
8086/8088 Hardware Specifications A Course in Microprocessor Electrical Engineering Dept. University of Indonesia.
Computer Architecture
BASIC INPUT AND OUTPUT INTERFACING.  8085A communicate with outside world using the I/O devices.  Since memory and I/O devices share the system bus,
8086/8088 Hardware Specifications Power supply:  +5V with tolerance of ±10%;  360mA. Input characteristics:  Logic 0 – 0.8V maximum, ±10μA maximum;
Computer Architecture Lecture 9 by Engineer A. Lecturer Aymen Hasan AlAwady 10/2/2014 University of Kufa - Information Technology Research and Development.
Unit-III Pipelined Architecture. Basic instruction cycle 6/4/2016MDS_SCOE_UNIT32.
8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data.
ELEC4601 Microprocessors Lab 2 Tutorial Signal Waveforms and Parallel port programming.
8085. Microcomputer Major components of the computer - the processor, the control unit, one or more memory ICs, one or more I/O ICs, and the clock Major.
Microcontroller Intel 8051 [I/O Ports]. Pin out of the 8051 –40 pin package –32 pins are used for the 4 ports. –V CC / V SS –ALE Address Latch Enable.
Computer Architecture Lecture 6 by Engineer A. Lecturer Aymen Hasan AlAwady 1/12/2013 University of Kufa - Informatics Center for Research and Rehabilitation.
CIT 673 Created by Suriyong1 Micro controller hardware architechture.
Introduction to Microprocessors - chapter3 1 Chapter 3 The 8085 Microprocessor Architecture.
Computer Architecture Lecture 5 by Engineer A. Lecturer Aymen Hasan AlAwady 25/11/2013 University of Kufa - Informatics Center for Research and Rehabilitation.
Parul Polytechnic Institute Subject Code : Name Of Subject : Microprocessor and assembly language programming Name of Unit : Introduction to Microprossor.
The 8085 Microprocessor Architecture. What 8085 meant for? 80 - year of invention bit processor 5 - uses +5V for power.
Chapter Microcontroller
8255:Programmable Peripheral Interface
8085 Microprocessor: Architecture & Support Components.
8085 INTERNAL ARCHITECTURE.  Upon completing this topic, you should be able to: State all the register available in the 8085 microprocessor and explain.
Microprocessors 3 Buses, Addresses and Machine Cycles 1 Modified April 2011 ©Paul R. Godin prgodin gmail.com.
8255 Programmable Peripheral Interface
Seminar On 8085 microprocessor
The 8085 Microprocessor Architecture
The 8085 Microprocessor Architecture
8085 Microprocessor Architecture
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
Interfacing Memory Interfacing.
Instruction cycle Instruction: A command given to the microprocessor to perform an operation Program : A set of instructions given in a sequential.
Architecture & Support Components
8085 Microprocessor Architecture
The 8085 Microprocessor Architecture
8085 Microprocessor Architecture
Presentation transcript:

8085 Microprocessor Architecture – Demultiplexing the AD7-AD0 TK2633 8085 Microprocessor Architecture – Demultiplexing the AD7-AD0 DR MASRI AYOB

Bus Demultiplexer AD7-AD0 It is necessary to have the knowledge and skills to demultiplex data bus and address bus as it is important in hardware design applications. Like previous example (referring to timing diagram): MOV C,A => with machine code (4FH)

Bus Demultiplexer AD7-AD0 Figure 1

Bus Demultiplexer AD7-AD0 From fig 1, to run instruction MOV C, A the high order address bus maintained as bus address for three clock periods. However the low order address bus (05H) was eliminated after first time state. The address need to be latched as to identify memory address. After T1, the bus AD7-AD0 now becomes 4FH.

Schematic diagram to latch low order address bus. Figure 2

Bus Demultiplexer AD7-AD0 In Fig 2, the AD7-AD0 bus is connected to the input of latch buffer 74LS373. The ALE signal is connected to enable pin (G) at latch, and the output control signal is grounded (OC). When the ALE signal is active high, the latch will act according to the input instruction (the output changes according to input data). At T1 the latch output value is 05H, and when ALE is low, the byte data 05H is hold until the new next ALE signal activated. This causes the output latch is low order address memory A7-A0 (05H).

Control Signals It is necessary to generate two RD control signals, one for memory and one for peripheral. Similar to WR control signal; one for writing to memory and one for writing to output peripheral.

Control Signals Figure 3: Example of schematic diagram to generate control signals.

Control Signals and Demultiplexing Figure 4:the combination of control signals as well as demultiplexing the bus system.

Thank you Q&A