1 Low Power Bus Encoding Technique Considering Coupling Effects Hsin-Wei Lin H.W. Lin is with the Graduate Institute of Integrated Circuit Design, National.

Slides:



Advertisements
Similar presentations
TWO STEP EQUATIONS 1. SOLVE FOR X 2. DO THE ADDITION STEP FIRST
Advertisements

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
You have been given a mission and a code. Use the code to complete the mission and you will save the world from obliteration…
Using Matrices in Real Life
Advanced Piloting Cruise Plot.
Sequential Logic Design
Copyright © 2011, Elsevier Inc. All rights reserved. Chapter 5 Author: Julia Richards and R. Scott Hawley.
1 Copyright © 2010, Elsevier Inc. All rights Reserved Fig 2.1 Chapter 2.
1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 38.
By D. Fisher Geometric Transformations. Reflection, Rotation, or Translation 1.
Chapter 1 Image Slides Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
Business Transaction Management Software for Application Coordination 1 Business Processes and Coordination.
Jeopardy Q 1 Q 6 Q 11 Q 16 Q 21 Q 2 Q 7 Q 12 Q 17 Q 22 Q 3 Q 8 Q 13
Jeopardy Q 1 Q 6 Q 11 Q 16 Q 21 Q 2 Q 7 Q 12 Q 17 Q 22 Q 3 Q 8 Q 13
Title Subtitle.
CALENDAR.
Mean, Median, Mode & Range
0 - 0.
DIVIDING INTEGERS 1. IF THE SIGNS ARE THE SAME THE ANSWER IS POSITIVE 2. IF THE SIGNS ARE DIFFERENT THE ANSWER IS NEGATIVE.
MULTIPLYING MONOMIALS TIMES POLYNOMIALS (DISTRIBUTIVE PROPERTY)
ADDING INTEGERS 1. POS. + POS. = POS. 2. NEG. + NEG. = NEG. 3. POS. + NEG. OR NEG. + POS. SUBTRACT TAKE SIGN OF BIGGER ABSOLUTE VALUE.
SUBTRACTING INTEGERS 1. CHANGE THE SUBTRACTION SIGN TO ADDITION
MULT. INTEGERS 1. IF THE SIGNS ARE THE SAME THE ANSWER IS POSITIVE 2. IF THE SIGNS ARE DIFFERENT THE ANSWER IS NEGATIVE.
FACTORING Think Distributive property backwards Work down, Show all steps ax + ay = a(x + y)
FACTORING ax2 + bx + c Think “unfoil” Work down, Show all steps.
Addition Facts
1 Contact details Colin Gray Room S16 (occasionally) address: Telephone: (27) 2233 Dont hesitate to get in touch.
Around the World AdditionSubtraction MultiplicationDivision AdditionSubtraction MultiplicationDivision.
ZMQS ZMQS
Richmond House, Liverpool (1) 26 th January 2004.
BT Wholesale October Creating your own telephone network WHOLESALE CALLS LINE ASSOCIATED.
Break Time Remaining 10:00.
ABC Technology Project
Mental Math Math Team Skills Test 20-Question Sample.
Chapter 4 Gates and Circuits.
Static CMOS Circuits.
Chapter 3 Logic Gates.
Introduction to Logic Gates
Chapter 3 (part 1) Basic Logic Gates 1.
CS105 Introduction to Computer Concepts GATES and CIRCUITS
Figure 3–1 Standard logic symbols for the inverter (ANSI/IEEE Std
© S Haughton more than 3?
© Charles van Marrewijk, An Introduction to Geographical Economics Brakman, Garretsen, and Van Marrewijk.
© Charles van Marrewijk, An Introduction to Geographical Economics Brakman, Garretsen, and Van Marrewijk.
© Charles van Marrewijk, An Introduction to Geographical Economics Brakman, Garretsen, and Van Marrewijk.
Chapter 4 Gates and Circuits.
Name Convolutional codes Tomashevich Victor. Name- 2 - Introduction Convolutional codes map information to code bits sequentially by convolving a sequence.
Squares and Square Root WALK. Solve each problem REVIEW:
We are learning how to read the 24 hour clock
Hours Listening To Music In A Week! David Burgueño, Nestor Garcia, Rodrigo Martinez.
Past Tense Probe. Past Tense Probe Past Tense Probe – Practice 1.
Chapter 5 Test Review Sections 5-1 through 5-4.
SIMOCODE-DP Software.
GG Consulting, LLC I-SUITE. Source: TEA SHARS Frequently asked questions 2.
Addition 1’s to 20.
25 seconds left…...
Test B, 100 Subtraction Facts
1 Atlantic Annual Viewing Trends Adults 35-54, Total TV, By Daypart Average Minute Audience (000) Average Weekly Reach (%) Average Weekly Hours Viewed.
Week 1.
We will resume in: 25 Minutes.
©2004 Brooks/Cole FIGURES FOR CHAPTER 12 REGISTERS AND COUNTERS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This chapter.
Clock will move after 1 minute
A SMALL TRUTH TO MAKE LIFE 100%
1 Unit 1 Kinematics Chapter 1 Day
TASK: Skill Development A proportional relationship is a set of equivalent ratios. Equivalent ratios have equal values using different numbers. Creating.
1 PART 1 ILLUSTRATION OF DOCUMENTS  Brief introduction to the documents contained in the envelope  Detailed clarification of the documents content.
How Cells Obtain Energy from Food
Chapter 30 Induction and Inductance In this chapter we will study the following topics: -Faraday’s law of induction -Lenz’s rule -Electric field induced.
ECE 424 – Introduction to VLSI
1 Bus Encoding for Total Power Reduction Using a Leakage-Aware Buffer Configuration 班級:積體所碩一 學生:林欣緯 指導教授:魏凱城 老師 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION.
Presentation transcript:

1 Low Power Bus Encoding Technique Considering Coupling Effects Hsin-Wei Lin H.W. Lin is with the Graduate Institute of Integrated Circuit Design, National Changhua University of Education, Taiwan. (

2 Outline Introduction Proposed Scheme Experimental Results Conclusion

3 Introduction Increased coupling effect between interconnects not only aggravate the power consumption but also deteriorates the signal integrity. The power consumption of bus depends on several factors such as: switching activity wire aspect and spacing inter-wire capacitances power supply voltage

4 Introduction (con.) With shrinking feature sizes, the wire aspect is increasing and the spacing between the bus lines is reducing. In order to reduce the power consumption, many different bus encoding techniques have been presented in the literature. Bus-Invert EXODUS EXNORA

5 Introduction (con.) Lowering transition-switching activity on the bit lines of bus leads to a significant reduction the bus power consumption.

6 Bus model with self- and coupling-capacitances

7 Switching activity Switching activity is described as the transition between different logic levels which divides into self-transition (α s ) and coupling-transition (α c ). Correlated switching is defined as the neighbouring bus lines switch simultaneously in opposite directions.

8 Example of transition types The ratio of total effective coupling capacitance is 1:2:4 in type A, type B and type C respectively.

9 Proposed Scheme The encoding technique utilizes XOR and XNOR four kinds of combinations conversion of data. D(t) data on a bus at cycle time t E[D(t)] encoded data of D(t) D n (t) is divided into subsets such that each subset consists of D 4 (t). and are independently encoded.

10 Encoding rules for 4-bit subset

11 Encoding example for 4-bit subset Current data: E[D(t)] = 1011 Next data: D(t+1) = Encoded data: E[D(t+1)]= 1011 Encoding rule: XOR-XOR

12 Encoding example for 4-bit subset Current data: E[D(t)] = 1011 Next data: D(t+1) = Encoded data: E[D(t+1)]= 0011 Encoding rule: XNOR-XOR

13 Encoding examples for 4-bit subset Next data: D(t+1)Encoding rule Example Current data: E[D(t)]=1011 Unencoded data: D(t+1) Encoded data: E[D(t+1)] X00XXOR-XOR X01XXOR-XNOR X10XXNOR-XOR X11XXNOR-XNOR Number of correlated switchings80

14 Illustration for 8-bit encoding data lines The rationale for encoding type selection is to silence the middle two data lines of each subset.

15 Receiving end Restore original data by control line at the receiving of the bus. The original data can be retrieved by simply applying the same type of decoding, because of the XOR property that, which is also the case for XNOR.

16 Schematic of codec circuit for 4-bit data lines Receive blockTransmission block

17 Experimental Results Assumed that the activity on a typical data bus was randomly and uniformly distributed as in the statistical power estimation method. There are 2 2N possible transitions and N-bit changes per transition, there is a total of N×2 2N possible bit changes for N-bit bus lines.

18 Power dissipation The average power dissipated on the bus is given by: average power number of transitions per bus cycle parasitic capacitances of the bus lines supply voltage clock frequency

19 Number of switching activities in 4-bit data lines Item 4-bit data lines UnencodedBus-InvertEXODUSEXNORAOur Scheme Total combinations1024 Number of self-transitions 512 ( 1.6 ) 320 ( 1 ) 320 ( 1 ) 320 ( 1 ) 256 ( 0.8 ) Number of silent lines 512 ( 0.73 ) 704 ( 1 ) 704 ( 1 ) 704 ( 1 ) 768 ( 1.09 ) Number of coupling-transitions 384 ( 1 ) 384 ( 1 ) 384 ( 1 ) 400 ( 1 ) 256 ( 0.67 ) Number of correlated switchings 96 ( 4 ) 24 ( 1 ) 16 ( 0.67 ) 0 ( 0 ) 0 ( 0 ) Power dissipation

20 Number of switching activities in 8-bit data lines Item 8-bit data lines UnencodedBus-InvertEXODUSEXNORAOur Scheme Total combinations Number of self-transitions ( 1.6 ) ( 1 ) ( 1 ) ( 1 ) (0.8) Number of silent lines ( 0.73 ) ( 1 ) ( 1 ) ( 1 ) (1.09) Number of coupling-transitions ( 1.02) ( 1 ) ( 1.02 ) ( 1.02 ) ( 0.73 ) Number of correlated switchings (3.7) ( 1 ) ( 0.79 ) 5920 (0.1) 8192 (0.53) Power dissipation

21 Conclusion The propose a bus encoding scheme for reducing switching activity and power dissipation. It eliminates correlated switchings in each subset of 4-bit data lines and minimizes the correlated switchings between the neighbouring subsets. It also minimizes number of self-transitions compared to other proposed schemes and reduces the power dissipation by 46% compared to Bus-Invert method.

22 Thanks for your listening !