UNIT 5: CMOS subsystem design

Slides:



Advertisements
Similar presentations
Fig Typical voltage transfer characteristic (VTC) of a logic inverter, illustrating the definition of the critical points.
Advertisements

Chapter 10 Digital CMOS Logic Circuits
Transmission Gate Based Circuits
Functions of Combinational Logic
ECE 424 – Introduction to VLSI
CSET 4650 Field Programmable Logic Devices
COMP541 Transistors and all that… a brief overview
UNIT 4 BASIC CIRCUIT DESIGN CONCEPTS
VLSI Design Circuits & Layout
Introduction to CMOS VLSI Design Lecture 1: Circuits & Layout
Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.
Chapter 09 Advanced Techniques in CMOS Logic Circuits
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 9 - Combinational.
Designing Combinational Logic Circuits: Part2 Alternative Logic Forms:
VLSI Design EE213 VLSI DesignStephen Daniels 2003 R Vss R Vo Inverter : basic requirement for producing a complete range of Logic circuits.
Chapter 4 Gates and Circuits.
04/09/02EECS 3121 Lecture 25: Interconnect Modeling EECS 312 Reading: 8.3 (text), 4.3.2, (2 nd edition)
Lecture #25 Timing issues
Memory and Advanced Digital Circuits 1.
Introduction to CMOS VLSI Design Circuit Families.
© 2000 Prentice Hall Inc. Figure 6.1 AND operation.
Digital CMOS Logic Circuits
Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.
Field-Effect Transistors 1.Understand MOSFET operation. 2. Understand the basic operation of CMOS logic gates. 3. Make use of p-fet and n-fet for logic.
VLSI Design Circuits & Layout
Lecture 21, Slide 1EECS40, Fall 2004Prof. White Lecture #21 OUTLINE –Sequential logic circuits –Fan-out –Propagation delay –CMOS power consumption Reading:
Digital Integrated Circuits for Communication
Digital Integrated Circuits© Prentice Hall 1995 Inverter THE INVERTERS.
CSET 4650 Field Programmable Logic Devices
Chapter 4 Gates and Circuits. 4–2 Chapter Goals Identify the basic gates and describe the behavior of each Describe how gates are implemented using transistors.
Ch 10 MOSFETs and MOS Digital Circuits
MOS Transistors The gate material of Metal Oxide Semiconductor Field Effect Transistors was original made of metal hence the name. Present day devices’
1 CHAPTER 4: PART I ARITHMETIC FOR COMPUTERS. 2 The MIPS ALU We’ll be working with the MIPS instruction set architecture –similar to other architectures.
Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright © 2010 by Oxford University Press, Inc. C H A P T E R 14 Advanced MOS and Bipolar Logic Circuits.
EE415 VLSI Design DYNAMIC LOGIC [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Logic Synthesis For Low Power CMOS Digital Design.
Chapter 07 Electronic Analysis of CMOS Logic Gates
Chapter 4 Logic Families.
Ratioed Circuits Ratioed circuits use weak pull-up and stronger pull-down networks. The input capacitance is reduced and hence logical effort. Correct.
Microelectronic Circuits - Fourth Edition Sedra/Smith 0 PowerPoint Overheads to Accompany Sedra/Smith Microelectronic Circuits 4/e ©1999 Oxford University.
Notices You have 18 more days to complete your final project!
Figure 3.1 Logic values as voltage levels Figure 3.2 NMOS transistor as a switch DrainSource x = "low"x = "high" (a) A simple switch controlled by the.
Subsystem Design 2 EE213 VLSI Design This section contains some notes on logic implementation and more complex gates etc. Full details are in Pucknell.
Chapter 1 Combinational CMOS Logic Circuits Lecture # 4 Pass Transistors and Transmission Gates.
CSE477 L07 Pass Transistor Logic.1Irwin&Vijay, PSU, 2003 CSE477 VLSI Digital Circuits Fall 2003 Lecture 07: Pass Transistor Logic Mary Jane Irwin (
Advanced VLSI Design Unit 04: Combinational and Sequential Circuits.
Modern VLSI Design 3e: Chapter 7 Copyright  1998, 2002 Prentice Hall PTR Topics n Power/ground routing. n Clock routing. n Floorplanning tips. n Off-chip.
Introduction to VLSI Design© Steven P. Levitan 1998 Introduction Properties of Complementary CMOS Gates.
Bi-CMOS Prakash B.
11-1 Integrated Microsystems Lab. EE372 VLSI SYSTEM DESIGNE. Yoon Latch-up & Power Consumption Latch-up Problem Latch-up condition  1   2 >1 GND Vdd.
EE210 Digital Electronics Class Lecture 10 April 08, 2009
Dynamic Logic Circuits Static logic circuits allow implementation of logic functions based on steady state behavior of simple nMOS or CMOS structures.
EE Electronics Circuit Design Digital Logic Gates 14.2nMOS Logic Families 14.3Dynamic MOS Logic Families 14.4CMOS Logic Families 14.5TTL Logic.
Seok-jae, Lee VLSI Signal Processing Lab. Korea University
Engineered for Tomorrow Date : 11/10/14 Prepared by : MN PRAPHUL & ASWINI N Assistant professor ECE Department Engineered for Tomorrow Subject Name: Fundamentals.
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University
Introduction to VLSI Design© Steven P. Levitan 1998 Introduction Design Technologies.
Digital Circuits ECGR2181 Chapter 3 Notes Data A-data B-data A B here
Digital Integrated Circuits for Communication
Subject Name: Fundamentals Of CMOS VLSI Subject Code: 10EC56
Lecture 19: SRAM.
Reading: Hambley Ch. 7; Rabaey et al. Sec. 5.2
Digital Circuits ECGR2181 Chapter 3 Notes Data A-data B-data A B here
Ratioed Logic.
COMBINATIONAL LOGIC.
Subject Name: Fundamentals Of CMOS VLSI Subject Code: 10EC56
NMOS Inverter UNIT II : BASIC ELECTRICAL PROPERTIES Sreenivasa Rao CH
Design Technologies Custom Std Cell Performance Gate Array FPGA Cost.
Basic electrical properties
COMBINATIONAL LOGIC DESIGN
Presentation transcript:

UNIT 5: CMOS subsystem design (Pucknell p:-134-178) (Neil west -p:-317-357)

Switch logic Gate logics Combinational logic Clocked sequential circuits Clocking Strategies,PLL

Introduction Large systems are composed of sub-systems, known as Leaf-Cells The most basic leaf cell is the common logic gate (inverter, nand, ..etc) Structured Design High regularity Leaf cells replicated many times and interconnected to form the system Logical and systematic approach to VLSI design is essential

Architectural issues Define the requirements In all design process, a logical and systematic approach is essential Define the requirements Partition the overall architecture into appropriate subsystems Consider communication paths carefully Floor plan :how the system is to map onto the silicon Aim for regular structures Draw stick or symbolic diagrams Convert each cell to a layout Carry out a design rule check on each cell Simulate the performance of each subsystem

Switch Logic Switch logic is based on the ‘pass transistor ‘ or on transmission gates. Pass transistor Gate(restoring) logic

Pass transistor

Pass transistor and transmission-gate switches and switch logic may be formed from simple n- p-pass transistors or from transmission-gate Signal degradation occurs in Pass transistor logic No Signal degradation occurs in transmission gate ,but more area is occupied S S’ Vout Vin S

Gate(restoring) logic Gate logic is based on the general arrangement circuits Ex : Inverter, Nand Nor, And, Or….

Inverter Some of the commonly used inverter circuit diagrams Vdd = 5V Vout Vdd = 5V   Vin Vout Vdd = 5V   Vin

nMOS inverter 16λ 2λ 8λ 4λ 2λ

Two input nMOS,CMOS, Nand Gate

Nand gate two significant factors nMOS Nand gate area requirement: As inputs are added, so must there be a corresponding adjustment of the length of the pull-up transistor channel to maintain the required overall ratio nMOS Nand gate delay: For n inputs, then the length and resistance of the pull-up transistor must be increased by factor of n to keep correct ratio. Delay associated with the nMOS Nand gate ГNand =nГ

Two input nMOS,CMOS Nor gate

Since both transistor of the nMOS Nor gate provide a path to ground from the pull-up transistor, the ratios must be such that any one conducting pull-down transistor will give the appropriate inverter-like transfer characteristic.

Pseudo-nMOS logic The circuit is replaced by depletion mode pull-up transistor of the standard nMOS circuits with a p-transistor with gate connected to Vss. Ex: 3 input NAND gate..

Dynamic CMOS logic Charge sharing problem unless the inputs are constrained not to change during the on period of the clock Single phase dynamic logic structures cannot be cascaded

Clocked CMOS logic Logic is implemented in both n- and p-transistors in the form of a p-block and n-block structure The logic is evaluated only during on period of the clock

n-p CMOS logic The actual logic blocks are alternately ‘n’ and ‘p’ in a cascaded structure Logic operation depends on clock φ and clock bar φ’ alternatively

Examples of structured design (Combinational logic) A parity generator Bus arbitration logic for n-line bus Multiplexers (Data selectors) A general logic function block A four-line gray code to binary code converter The programmable logic array (PLA)

Parity generator Ai=1 parity is changed, Pi=P’i-1 A0 A1 A2 An-1 An P=1 even number of 1’s at input P=0 odd number of 1’s at input Ai=1 parity is changed, Pi=P’i-1 Ai=0 parity is unchanged, Pi=Pi-1

Stick diagram Pi P’i P i-1 P’ i-1 A’i Ai

Bus arbitration logic for n-line bus If the highest priority line An is Hi (logic 1), then output line Apn will be Hi and all other output line Lo (logic o), irrespective of the state of the other input lines A1----An-1. Similarly , Apn-1 will be Hi and all other output line Lo (logic o), irrespective -1 will be Hi only when An-1 is Hi and An is Lo; again the state of all input lines of lower priority (A1----An-2)will have no effect and all other output lines will be Lo.

n-line bus Stick diagram Apn An Apn-1 An-1 An-2 Apn-2 A’n-1 An A’n An-1

Multiplexers (Data selectors) MUX I0 I1 I2 I3 S1 S’1 S0 S’0 Z

MUX Stick diagram Z I0 I1 I2 I3 S1 S’1 S0 S’0

A general logic function block Select inputs Z Nor, Nand Data inputs C3 C2 C1 C0 0 0 0 1 0 1 1 1

A four-line gray code to binary code converter } A0=G0A1 A1=G1A2 A2=G2A3 A3=G3 Exclusive-or operations

The programmable logic array (PLA)

System Considerations Lose sight of overall system requirements and restrictions Use of buses to interconnect subsystems and circuits must always be most carefully considered. Bipolar drivers for Bus Lines Basic arrangements for Bus Lines Power dissipation for CMOS and BiCMOS circuits Current limitations Further aspects of Vdd and Vss rail distribution

Bipolar drivers for Bus Lines Bus structures carrying data and control signals are generally long and connected to and trough a significant number of circuits and subsystems Propagation of signals may be a slow process The capacitive load driving properties of bipolar transistors in a BiCMOS process make bipolar drivers an attractive proposition for bus lines

Basic arrangements for Bus Lines There are three classes of bus- passive ,active and precharged A passive bus rail is a floating rail to which signals may be connected from drivers through series switches

In active bus a common pull-up Rp In active bus a common pull-up Rp.u and n-type pull-down transistors or series n-type transistor logic

The Precharged bus concept The precharged bus approach limits the effects of bus capacitance in that a single pull-up transister whch is turned on only during 2

Power dissipation for CMOS and BiCMOS Circuits The overall dissipation is composed of two terms: P1 the dissipation due to the leakage current I1 through an ‘off’ transistor. Consequently, for n transistors, we have P1=n.I1.Vdd Where I1=0.1 nA, typically at room temperature. Ps is the dissipation due to energy supplied to charge and discharge the capacitances associated with each switching circuit Ps=CL.Vdd2.f Total power dissipation Pt=P1+Ps Power dissipation for bipolar devices can be simply modeled by P=Vcc* Ic Ic is the current through the device

Current limitations for Vdd and GND rails Metal migration for high current densities in metal conductors Aluminum conductor threshold value Jth=1 to 2 mA

Further aspects of Vdd and Vss rail distribution Limitations of distributive rails are: Metal migration imposed current density restrictions The IR drop due to rail series resistance The series inductance of the rails

IR drop and series inductance For a parent bus supplying current to other uniformly distributed short bus branches along the length L of the parent bus, then the current at any distance x from the source is given by Ix=IL(1-x/L)

series inductance ∆V=L0 di/dt The transmission line nature of any wiring introduces the possibility of voltage transients due to its self-inductance L0. the transient changes in voltage due to the presence of self-inductance can be modeled by ∆V=L0 di/dt di/dt Is the rate of change of line current