Placement and Routing With Congestion Control

Slides:



Advertisements
Similar presentations
A Routing Technique for Structured Designs which Exploits Regularity Sabyasachi Das Intel Corporation Sunil P. Khatri Univ. of Colorado, Boulder.
Advertisements

Wen-Hao Liu1, Yih-Lang Li, and Cheng-Kok Koh Department of Computer Science, National Chiao-Tung University School of Electrical and Computer Engineering,
1 Physical Hierarchy Generation with Routing Congestion Control Chin-Chih Chang *, Jason Cong *, Zhigang (David) Pan +, and Xin Yuan * * UCLA Computer.
Congestion Driven Placement for VLSI Standard Cell Design Shawki Areibi and Zhen Yang School of Engineering, University of Guelph, Ontario, Canada December.
Rajat K. Pal. Chapter 3 Emran Chowdhury # P Presented by.
Multiobjective VLSI Cell Placement Using Distributed Simulated Evolution Algorithm Sadiq M. Sait, Mustafa I. Ali, Ali Zaidi.
Layer Assignment Algorithm for RLC Crosstalk Minimization Bin Liu, Yici Cai, Qiang Zhou, Xianlong Hong Tsinghua University.
International Conference on Computer-Aided Design San Jose, CA Nov. 2001ER UCLA UCLA 1 Congestion Reduction During Placement Based on Integer Programming.
ICS 252 Introduction to Computer Design Routing Fall 2007 Eli Bozorgzadeh Computer Science Department-UCI.
38 th Design Automation Conference, Las Vegas, June 19, 2001 Creating and Exploiting Flexibility in Steiner Trees Elaheh Bozorgzadeh, Ryan Kastner, Majid.
ER UCLA UCLA ICCAD: November 5, 2000 Predictable Routing Ryan Kastner, Elaheh Borzorgzadeh, and Majid Sarrafzadeh ER Group Dept. of Computer Science UCLA.
VLSI Routing. Routing Problem  Given a placement, and a fixed number of metal layers, find a valid pattern of horizontal and vertical wires that connect.
ICS 252 Introduction to Computer Design Lecture 15 Winter 2004 Eli Bozorgzadeh Computer Science Department-UCI.
Estimation of Wirelength Reduction for λ-Geometry vs. Manhattan Placement and Routing H. Chen, C.-K. Cheng, A.B. Kahng, I. Mandoiu, and Q. Wang UCSD CSE.
Processing Rate Optimization by Sequential System Floorplanning Jia Wang 1, Ping-Chih Wu 2, and Hai Zhou 1 1 Electrical Engineering & Computer Science.
Transportation and Assignment Problems
A Resource-level Parallel Approach for Global-routing-based Routing Congestion Estimation and a Method to Quantify Estimation Accuracy Wen-Hao Liu, Zhen-Yu.
Metal Layer Planning for Silicon Interposers with Consideration of Routability and Manufacturing Cost W. Liu, T. Chien and T. Wang Department of CS, NTHU,
Color Aware Switch algorithm implementation The Computer Communication Lab (236340) Spring 2008.
CSE 144 Project Part 2. Overview Multiple rows Routing channel between rows Components of identical height but various width Goal: Implement a placement.
Core Stateless Fair Queueing Stoica, Shanker and Zhang - SIGCOMM 98 Rigorous fair Queueing requires per flow state: too costly in high speed core routers.
General Routing Overview and Channel Routing
Max-flow/min-cut theorem Theorem: For each network with one source and one sink, the maximum flow from the source to the destination is equal to the minimal.
Optimizing the Placement of Chemical and Biological Agent Sensors Daniel L. Schafer Thomas Jefferson High School for Science and Technology Defense Threat.
Chih-Hung Lin, Kai-Cheng Wei VLSI CAD 2008
Introduction to Routing. The Routing Problem Apply after placement Input: –Netlist –Timing budget for, typically, critical nets –Locations of blocks and.
MGR: Multi-Level Global Router Yue Xu and Chris Chu Department of Electrical and Computer Engineering Iowa State University ICCAD
A Topology-based ECO Routing Methodology for Mask Cost Minimization Po-Hsun Wu, Shang-Ya Bai, and Tsung-Yi Ho Department of Computer Science and Information.
Area-I/O Flip-Chip Routing for Chip-Package Co-Design Progress Report 方家偉、張耀文、何冠賢 The Electronic Design Automation Laboratory Graduate Institute of Electronics.
Authors: Jia-Wei Fang,Chin-Hsiung Hsu,and Yao-Wen Chang DAC 2007 speaker: sheng yi An Integer Linear Programming Based Routing Algorithm for Flip-Chip.
Modern VLSI Design 4e: Chapter 4 Copyright  2008 Wayne Wolf Topics n Interconnect design. n Crosstalk. n Power optimization.
Number of Blocks per Pole Diego Arbelaez. Option – Number of Blocks per Pole Required magnetic field tolerance of ~10 -4 For a single gap this can be.
TSV-Aware Analytical Placement for 3D IC Designs Meng-Kai Hsu, Yao-Wen Chang, and Valerity Balabanov GIEE and EE department of NTU DAC 2011.
Wen-Hao Liu 1, Yih-Lang Li 1, and Kai-Yuan Chao 2 1 Department of Computer Science, National Chiao-Tung University, Hsin-Chu, Taiwan 2 Intel Architecture.
Low-Power Gated Bus Synthesis for 3D IC via Rectilinear Shortest-Path Steiner Graph Chung-Kuan Cheng, Peng Du, Andrew B. Kahng, and Shih-Hung Weng UC San.
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 5: Global Routing © KLMH Lienig 1 EECS 527 Paper Presentation High-Performance.
Archer: A History-Driven Global Routing Algorithm Mustafa Ozdal Intel Corporation Martin D. F. Wong Univ. of Illinois at Urbana-Champaign Mustafa Ozdal.
New Modeling Techniques for the Global Routing Problem Anthony Vannelli Department of Electrical and Computer Engineering University of Waterloo Waterloo,
Massachusetts Institute of Technology 1 L14 – Physical Design Spring 2007 Ajay Joshi.
Jason Cong‡†, Guojie Luo*†, Kalliopi Tsota‡, and Bingjun Xiao‡ ‡Computer Science Department, University of California, Los Angeles, USA *School of Electrical.
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 6: Detailed Routing © KLMH Lienig 1 What Makes a Design Difficult to Route Charles.
GLARE: Global and Local Wiring Aware Routability Evaluation Yaoguang Wei1, Cliff Sze, Natarajan Viswanathan, Zhuo Li, Charles J. Alpert, Lakshmi Reddy,
Modern VLSI Design 3e: Chapter 4 Copyright  1998, 2002 Prentice Hall PTR Topics n Interconnect design. n Crosstalk. n Power optimization.
Congestion Estimation and Localization in FPGAs: A Visual Tool for Interconnect Prediction David Yeager Darius Chiu Guy Lemieux The University of British.
Fishbone: A Block-Level Placement and Routing Scheme Fan Mo and Robert K. Brayton EECS, UC Berkeley.
1 A Min-Cost Flow Based Detailed Router for FPGAs Seokjin Lee *, Yongseok Cheon *, D. F. Wong + * The University of Texas at Austin + University of Illinois.
ECE 260B – CSE 241A /UCB EECS Kahng/Keutzer/Newton Physical Design Flow Read Netlist Initial Placement Placement Improvement Cost Estimation Routing.
Analysis and algorithms of the construction of the minimum cost content-based publish/subscribe overlay Yaxiong Zhao and Jie Wu
High-Performance Global Routing with Fast Overflow Reduction Huang-Yu Chen, Chin-Hsiung Hsu, and Yao-Wen Chang National Taiwan University Taiwan.
Example Apply hierarchical clustering with d min to below data where c=3. Nearest neighbor clustering d min d max will form elongated clusters!
A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design Jingyu Xu, Xianlong Hong, Tong Jing, Yici.
CSE 144 Project. Overall Goal of the Project Implement a physical design tool for a two- row standard cell design
6/19/ VLSI Physical Design Automation Prof. David Pan Office: ACES Placement (3)
Placement and Routing Algorithms. 2 FPGA Placement & Routing.
VLSI Physical Design Automation
Partial Reconfigurable Designs
Applied Discrete Mathematics Week 15: Trees
CONGESTION CONTROL.
2 University of California, Los Angeles
ECE 556 Project Presentation
Iterative Deletion Routing Algorithm
Complex World 2015 Workshop
CSE 144 Project Part 3.
Switching Techniques.
ESP: A new Standard Cell Placement Package using Simulated Evolution
EDA Lab., Tsinghua University
And the Final Subject is…
Facilities Planning and Design Course code:
ICS 252 Introduction to Computer Design
Reconfigurable Computing (EN2911X, Fall07)
Presentation transcript:

Placement and Routing With Congestion Control ECE556 Final Project Harish Krishnan

Placement and Routing Placement - Simulated Annealing. Routing - A Rectilinear Steiner Tree to connect the pins. Both the above methods are extremely popular and widely implemented.

Congestion Control What is the need for congestion control ? Prevent spilling of routes into channels. Excessive congestion results in local shortage of routing resource. The Problem :- So how do we model congestion ? We need to find the parameters that affect congestion so as to arrive at an objective function to minimize.

Congestion Control Our Model of Congestion – ‘Bin’ based approach Global Bins Cells Global Edges Congestion is quantified as number of crossings between routed nets and Global Bin edges

Congestion Model For each global edge ‘e’ , de, the Routing Demand of ‘e’ is defined as the number of nets crossing ‘e’. The Routing Supply of edge ‘e’, se is a fixed value and a function of the edge length and technology parameters A global edge ‘e’ is congested if and only if the routing demand exceeds the routing supply (de > se) The overflow of edge ‘e’ in case it is congested is the difference between the demand and supply . We shall use the congestion overflow as the objective to minimize. The congestion overflow of the layout is defined as the summation of the overflow for all global edges.

Wire length Minimization vs. Congestion Minimization Minimizing wire length is equivalent to minimizing average congestion. However wire length and congestion can be inconsistent in local regions. Congestion Minimized. No overflow. Wire length minimized. However there is overflow

Post Processing Congestion Reduction Algorithms Flow – based cell centric algorithm :- Uses a flow based approach to move multiple cells simultaneously. Attempt to find better location for cells so as to minimize congestion. Can be modeled easily as a Transportation Problem where the source are the cells and the destinations are the global bins. Problem – Huge Memory Requirements. Program has a tendency to crash in case of large sample cases.

Post Processing Algorithm Net – Centric Algorithm :- Tries to move net one by one so as to reduce congestion. Let us assume we have a placement for the given cells. Route all the nets. Compute weight for each net. The weight of each net is the number of overflowed global edges the net crosses. Sort the nets in descending order according to their weights. Move net so as to minimize the congestion overflow. Repeat Step 4 until all the nets are analyzed. Update net weights. Repeat above steps until congestion overflow cannot be further minimized. ( We may also set a threshold if we find that the algorithm takes too long to complete). Thus the entire procedure is a ‘rip and reroute’ implementation.

Credits Modeling and minimization of routing congestion. Maogang Wang and Majid Sarrafzadeh, North Western University On the Behavior of Congestion minimization during placement Wang, Sarrafzadeh, North Western University An efficient algorithm for VLSI global routing Shawki Areibi , Min Xie and Anthony Vannelli