Hierarchical Dummy Fill for Process Uniformity Supported by Cadence Design Systems, Inc. NSF, and the Packard Foundation Y. Chen, A. B. Kahng, G. Robins,

Slides:



Advertisements
Similar presentations
ECE 667 Synthesis and Verification of Digital Circuits
Advertisements

New Graph Bipartizations for Double-Exposure, Bright Field Alternating Phase-Shift Mask Layout Andrew B. Kahng (UCSD) Shailesh Vaya (UCLA) Alex Zelikovsky.
OCV-Aware Top-Level Clock Tree Optimization
Dynamic and Leakage Power Reduction in MTCMOS Circuits Using an Automated Efficient Gate Clustering Technique Mohab Anis, Shawki Areibi *, Mohamed Mahmoud.
DPIMM-II 2003 UCSD VLSI CAD LAB Compression Schemes for "Dummy Fill" VLSI Layout Data Robert Ellis, Andrew B. Kahng and Yuhong Zheng ( Texas A&M University.
Fast Algorithms For Hierarchical Range Histogram Constructions
Simplified Example of a LOCOS Fabrication Process
Dummy Feature Placement for Chemical- mechanical Polishing Uniformity in a Shallow Trench Isolation Process Ruiqi Tian 1,2, Xiaoping Tang 1, D. F. Wong.
FastPlace: Efficient Analytical Placement using Cell Shifting, Iterative Local Refinement and a Hybrid Net Model FastPlace: Efficient Analytical Placement.
Automated Layout and Phase Assignment for Dark Field PSM Andrew B. Kahng, Huijuan Wang, Alex Zelikovsky UCLA Computer Science Department
Minimum-Buffered Routing of Non- Critical Nets for Slew Rate and Reliability Control Supported by Cadence Design Systems, Inc. and the MARCO Gigascale.
Background: Scan-Based Delay Fault Testing Sequentially apply initialization, launch test vector pairs that differ by 1-bit shift A vector pair induces.
Monte-Carlo Methods for Chemical-Mechanical Planarization on Multiple-Layer and Dual-Material Models Supported by Cadence Design Systems, Inc., NSF, the.
Power-Aware Placement
Performance-Impact Limited Area Fill Synthesis
Fill for Shallow Trench Isolation CMP
Design-Manufacturing Interface Formulations and Algorithms Andrew B. Kahng, CSE 291 Spring 2001
F.F. Dragan (Kent State) A.B. Kahng (UCSD) I. Mandoiu (Georgia Tech/UCLA) S. Muddu (Silicon Graphics) A. Zelikovsky (Georgia State) Provably Good Global.
Enhanced Resist and Etch CD Control by Design Perturbation Abstract Etch dummy features are used to reduce CD skew between resist and etch processes and.
Yield- and Cost-Driven Fracturing for Variable Shaped-Beam Mask Writing Andrew B. Kahng CSE and ECE Departments, UCSD Xu Xu CSE Department, UCSD Alex Zelikovsky.
Practical Iterated Fill Synthesis for CMP Uniformity Supported by Cadence Design Systems, Inc. Y. Chen, A. B. Kahng, G. Robins, A. Zelikovsky (UCLA, UVA.
Fast and Area-Efficient Phase Conflict Detection and Correction in Standard-Cell Layouts Charles Chiang, Synopsys Andrew B. Kahng, UC San Diego Subarna.
DPIMM-03 1 Performance-Impact Limited Area Fill Synthesis Yu Chen, Puneet Gupta, Andrew B. Kahng (UCLA, UCSD) Supported by Cadence.
1 UCSD VLSI CAD Laboratory ISQED-2009 Revisiting the Linear Programming Framework for Leakage Power vs. Performance Optimization Kwangok Jeong, Andrew.
Fill for Shallow Trench Isolation CMP Andrew B. Kahng 1,2 Puneet Sharma 1 Alexander Zelikovsky 3 1 ECE Department, University of California – San Diego.
Can Recursive Bisection Alone Produce Routable Placements? Andrew E. Caldwell Andrew B. Kahng Igor L. Markov Supported by Cadence.
Design Bright-Field AAPSM Conflict Detection and Correction C. Chiang, Synopsys A. Kahng, UC San Diego S. Sinha, Synopsys X. Xu, UC San Diego A. Zelikovsky,
A Global Minimum Clock Distribution Network Augmentation Algorithm for Guaranteed Clock Skew Yield A. B. Kahng, B. Liu, X. Xu, J. Hu* and G. Venkataraman*
UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD.
A Cost-Driven Lithographic Correction Methodology Based on Off-the-Shelf Sizing Tools.
Topography-Aware OPC for Better DOF margin and CD control Puneet Gupta*, Andrew B. Kahng*†‡, Chul-Hong Park†, Kambiz Samadi†, and Xu Xu‡ * Blaze-DFM Inc.
Design of Integrated-Circuit Interconnects with Accurate Modeling of Chemical-Mechanical Planarization Lei He, Andrew B. Kahng*, Kingho Tam, Jinjun Xiong.
1 Area Fill Generation With Inherent Data Volume Reduction Yu Chen, Andrew B. Kahng, Gabriel Robins, Alexander Zelikovsky and Yuhong Zheng (UCLA, UCSD,
UC San Diego Computer Engineering. VLSI CAD Laboratory.. UC San Diego Computer EngineeringVLSI CAD Laboratory.. UC San Diego Computer EngineeringVLSI CAD.
Hierarchical Dummy Fill for Process Uniformity Supported by Cadence Design Systems, Inc. Y. Chen, A. B. Kahng, G. Robins, A. Zelikovsky (UCLA, UCSD, UVA.
7/14/ Design for Manufacturability Prof. Shiyan Hu Office: EERC 731.
Abstract A new Open Artwork System Interchange Standard (OASIS) has been recently proposed for replacing the GDSII format. A primary objective of the new.
UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD.
Hierarchical Dummy Fill for Process Uniformity Supported by Cadence Design Systems, Inc. NSF, and the Packard Foundation Y. Chen, A. B. Kahng, G. Robins,
More Realistic Power Grid Verification Based on Hierarchical Current and Power constraints 2 Chung-Kuan Cheng, 2 Peng Du, 2 Andrew B. Kahng, 1 Grantham.
Face Recognition Using Neural Networks Presented By: Hadis Mohseni Leila Taghavi Atefeh Mirsafian.
Impact of Nanotopography on STI CMP in Future Technologies D. Boning and B. Lee, MIT N. Poduje, ADE Corp. J. Valley, ADE Phase-Shift W. Baylies, Baytech.
1 Coupling Aware Timing Optimization and Antenna Avoidance in Layer Assignment Di Wu, Jiang Hu and Rabi Mahapatra Texas A&M University.
An Efficient Clustering Algorithm For Low Power Clock Tree Synthesis Rupesh S. Shelar Enterprise Microprocessor Group Intel Corporation, Hillsboro, OR.
NTUEE 1 Coupling-Constrained Dummy Fill for Density Gradient Minimization Huang-Yu Chen 1, Szu-Jui Chou 2, and Yao-Wen Chang 1 1 National Taiwan University,
Massachusetts Institute of Technology 1 L14 – Physical Design Spring 2007 Ajay Joshi.
Statistical Sampling-Based Parametric Analysis of Power Grids Dr. Peng Li Presented by Xueqian Zhao EE5970 Seminar.
Kwangsoo Han, Andrew B. Kahng, Hyein Lee and Lutong Wang
Closing the Smoothness and Uniformity Gap in Area Fill Synthesis Supported by Cadence Design Systems, Inc., NSF, the Packard Foundation, and State of Georgia’s.
 Chemical-Mechanical Polishing (CMP)  Rotating pad polishes each layer on wafers to achieve planarized surfaces  Uneven features cause polishing pad.
QoS Routing in Networks with Inaccurate Information: Theory and Algorithms Roch A. Guerin and Ariel Orda Presented by: Tiewei Wang Jun Chen July 10, 2000.
Design of a High-Throughput Low-Power IS95 Viterbi Decoder Xun Liu Marios C. Papaefthymiou Advanced Computer Architecture Laboratory Electrical Engineering.
Closing the Smoothness and Uniformity Gap in Area Fill Synthesis Supported by Cadence Design Systems, Inc., NSF, the Packard Foundation, and State of Georgia’s.
Exponential random graphs and dynamic graph algorithms David Eppstein Comp. Sci. Dept., UC Irvine.
Design For Manufacturability in Nanometer Era
Layout design rules. 2 Introduction  Layout rules is also referred as design rules.  It is considered as a prescription for preparing photomasks. 
TU/e Algorithms (2IL15) – Lecture 12 1 Linear Programming.
The minimum cost flow problem. Solving the minimum cost flow problem.
Graphcut Textures:Image and Video Synthesis Using Graph Cuts
Signal processing and Networking for Big Data Applications: Lecture 9 Mix Integer Programming: Benders decomposition And Branch & Bound NOTE: To change.
The minimum cost flow problem
Haim Kaplan and Uri Zwick
Closing the Smoothness and Uniformity Gap in Area Fill Synthesis
EE5780 Advanced VLSI Computer-Aided Design
Is Co-existence Possible?
Automated Layout and Phase Assignment for Dark Field PSM
Clustering.
MIRA, SVM, k-NN Lirong Xia. MIRA, SVM, k-NN Lirong Xia.
Presentation transcript:

Hierarchical Dummy Fill for Process Uniformity Supported by Cadence Design Systems, Inc. NSF, and the Packard Foundation Y. Chen, A. B. Kahng, G. Robins, A. Zelikovsky (UCLA, UCSD, UVA and GSU)

Outline Chemical Mechanical Processing & Filling Problem Previous Works Linear programming approaches Monte-Carlo (MC) approaches Our Contributions: Hierarchical filling problem Hierarchical filling algorithm Hybrid hierarchical / flat filling approach Computational Experience Summary and Future Research

CMP and Interlevel Dielectric Thickness Chemical-Mechanical Polishing (CMP) = wafer surface planarization Uneven features cause polishing pad to deform Dummy features ILD thickness Interlevel-dielectric (ILD) thickness feature density Insert dummy features to decrease variation ILD thickness Features

CMP in STI Process Shallow Trench Isolation (STI) technique for isolation on the active layer in all deep submicron CMOS productions (figure) deposit nitride layer on silicon Etch shallow trenches through nitride silicon deposit oxide to fill trenches and cove nitride remove excess oxide and partially nitride by CMP Uniformity requirement on CMP in STI not enough polish (figure) over polish (figure)

Objectives of Density Control Objective for Manufacture = Min-Var minimize window density variation subject to upper bound on window density Objective for Design = Min-Fill minimize total amount of filling subject to fixed density variation

Filling Problem Given rule-correct layout in n n region window size = w w window density upper bound U Fill layout with Min-Var or Min-Fill objective such that no fill is added within buffer distance B of any layout feature into any overfilled window that has density U

Fixed-Dissection Regime Monitor only fixed set of w w windows offset = w/r (example shown: w = 4, r = 4) Partition n x n layout into nr/w nr/w fixed dissections Each w w window is partitioned into r 2 tiles Overlapping windows w w/r n tile

Layout Density Models Spatial Density Model window density sum of tiles feature area Slack Area Feature Area tile Effective Density Model (more accurate) window density weighted sum of tiles' feature area weights decrease from window center to boundaries

Requirements on Dummy Filling Estimation of RC parasitics, gate/interconnect delays and device reliability in PD & verification Compatibility of master cells and macros Consistent with design hierarchy

Outline Chemical-Mechanical Polishing & Filling Problem Previous Works Linear programming approaches Monte-Carlo (MC) approaches Our Contributions: Hierarchical filling problem Hierarchical filling algorithm Hybrid hierarchical / flat filling approach Computational Experience Summary and Future Research

Linear Programming Approaches Min-Var Objective (Kahng et al.) Maximize: M Subject to : for any tile 0 p[T] slack[T] for any window T W (p[T]+area[T]) U M T W (p[T] + area[T]) p[T] = fill area of tile spatial density model Min-Fill Objective (Wong et al.) Minimize: fill amount Subject to: for any tile 0 p[T] slack[T] LowerB 0 (T) UpperB MAX 0 (T) - MIN 0 (T) 0 (T) = the effective density of tile T effective density model

Monte-Carlo Approach Min-Var objective pick the tile for next filling geometry randomly higher priority of a tile higher probability to be filled lock tile if any containing window is overfilled update window priorities Min-Fill objective Fill-Deletion problem delete as much fill as possible while maintaining min window density L. Min-Fill Monte-Carlo algorithm if (min covering-window density < L) lock the tile randomly select unlocked tile by its priority delete a filling geometry from tile update priorities of tiles

Iterated Monte-Carlo Approach Repeat forever run Min-Var Monte-Carlo with max window density U exit if no change in minimum window density run Min-Fill Monte-Carlo with min window density M No Improvement

LP vs. Monte-Carlo for Flat Filling LP impractical runtime for large layouts r-dissection solution may be suboptimal for 2r dissections essential rounding error for small tiles Monte-Carlo very efficient: O((nr/w)log(nr/w)) time scalability: handle large values of r accuracy: reasonably high comparing with LP

Outline Chemical-Mechanical Polishing & Filling Problem Previous Works Linear programming approaches Monte-Carlo (MC) approaches Our Contributions: Hierarchical filling problem Hierarchical filling algorithm Hybrid hierarchical / flat filling approach Computational Experience Summary and Future Research

Hierarchical Filling Problem Dummy fill are added only to master cells Two instances of a master cell Original layout features Flat fill solution Hierarchical fill solution Each cell of the filled layout is a filled version of the corresponding original master cell

Why Hierarchical Filling? Hierarchical characteristics of design flows Enables and faster verification of the filled layout Decreases data volume for standard cell designs

Difficulties in Hierarchical Filling Density constraints for all instances of the master Interactions / interferences at master cell boundaries Always worse than flat solutions

Outline Chemical-Mechanical Polishing & Filling Problem Previous Works Linear programming approaches Monte-Carlo (MC) approaches Our Contributions: Hierarchical filling problem Hierarchical filling algorithm Hybrid hierarchical / flat filling approach Computational Experience Summary and Future Research

Why Not LP? Complexity caused by constraints need a huge number of variables and constraints for each window, cell instance, and feasible fill position Transformations hard to represent the transformations of master cell instances Overlaps between cell instances ownership of overlapping regions unavailable regions for fill

Monte-Carlo Hierarchical Filling Original layout density analysis

Master cell Computing Slack Hierarchically buffer slack Overlaps between 2 instances of different masters Overlaps between master and features Overlaps between 2 instances of the same master Exclude the overlapping regions

Drawbacks of Hierarchical Filling Sparse or unfilled region in the solution the overlaps bloat regions features three instances of a master cell Cause high layout density variation ! ! ! !

Outline Chemical-Mechanical Polishing & Filling Problem Previous Works Linear programming approaches Monte-Carlo (MC) approaches Our Contributions: Hierarchical filling problem Hierarchical filling algorithm Hybrid hierarchical / flat filling approach Computational Experience Summary and Future Research

k-way Master Cell Splitting C1C1 CiCi C2C2 C2`C2` C1`C1` C1`C1` C2`C2` CiCi C2C2 C1C1 C i,1 C i,2 C1`C1` C2`C2` C2C2 C1C1 C1`C1` C2`C2` C i,1 C i,2 Create k copies of master cell C i k : hierarchical layout flat layout C2`C2` C1`C1` C2`C2` C1`C1` Link contained master cells C` with the new copies C1C1 C2C2 Randomly replace C i in master cells with new copies

Hybrid Hierarchical / Flat Filling Purely hierarchical fill phase Flat fill `cleanup` phase Split-hierarchical phase features three instances of a master cell

Outline Chemical-Mechanical Polishing & Filling Problem Previous Works Linear programming approaches Monte-Carlo (MC) approaches Our Contributions: Hierarchical filling problem Hierarchical filling algorithm Hybrid hierarchical / flat filling approach Computational Experience Summary and Future Research

Computational Experience Testbed GDSII input hierarchical polygon database C++ under Solaris Test cases Part of a metal layer from industry custom-block layout Implementation features grid slack computation doughnut area computation wraparound density analysis and synthesis different pattern types

Computational Experience Comparison among hierarchical, flat and hybrid filling approaches

Outline Chemical-Mechanical Polishing & Filling Problem Previous Works Linear programming approaches Monte-Carlo (MC) approaches Our Contributions: Hierarchical filling problem Hierarchical filling algorithm Hybrid hierarchical / flat filling approach Computational Experience Summary and Future Research

Hierarchical filling problem for CMP uniformity Practical pure hierarchical filling algorithm Practical hybrid hierarchical filling approach trade off runtime, solution quality and data volume Ongoing research Alternate pure hierarchical filling heuristics Tradeoffs between solution quality & data volume Reusable solutions Dual-material polish model