Introduction to HSPICE

Slides:



Advertisements
Similar presentations
ECE 3130 – Digital Electronics and Design
Advertisements

Lecture 8: SPICE Simulation
– 1 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 SPICE Simulation of Generalized Return Ratio (GRR) vs. Loop Gain (LG)
EE 積體電路設計導論 Introduction to HSPICE
12- Agenda Introduction 1 Verilog-A Modules 2 DAY 1 Synopsys 60-I-032-BSG-005 © 2007 Synopsys, Inc. All Rights Reserved Simulating Variability – Design.
EEL102 Introduction to SPICE. Spice – Introduction Spice is a short form of : Simulated Program with Integrated Circuit Emphasis Used for circuit analysis.
Directions given for PSpice Schematics. AttributeDescription DELAYThe time delay before the pulses are started. ONTIMEThe length of time that the pulse.
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) lecture10 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008.
PSpice Tutorial October 13, 2004 Franklin Chiang.
PSPICE Tutorial. Introduction SPICE (Simulation Program for Integrated Circuits Emphasis) is a general purpose analog circuit simulator that is used to.
Introduction to SPICE. History  SPICE stands for Simulation Program with Integrated Circuit Emphasis  In 1960 ECAP was developed by a team of IBM programmers.
Introduction to Hspice & mWaves
EMT 251 SPICE NETLIST. Introduction SPICE (Simulation with Integrated Circuits Emphasis) SPICE (Simulation with Integrated Circuits Emphasis) General.
Integrated Circuit Simulation Using SPICE David W. Graham Lane Department of Computer Science and Electrical Engineering West Virginia University © David.
What is Spice? Spice is the short form of: Simulated Program with Integrated Circuit Emphasis.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 Lab 4: VTC & Power.
Advisor : Jin-Fu Li Teaching Assistant : Che-Wei Chou Advanced Reliable Systems (ARES) Laboratory Department of Electrical Engineering National Central.
Introduction to CMOS VLSI Design SPICE Simulation
Introduction  SPICE is a general-purpose circuit simulation program for nonlinear DC, nonlinear transient, and linear AC analyses.  Circuits may contain.
IEEE Spice Seminar Simulation Program with Integrated Circuit Emphasis.
Circuit Simulation and Analysis with HSPICE
EE141 Fall 2003 Discussion 1 Tips for Using SPICE.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Prof. Sherief Reda Division of Engineering, Brown University Spring 2007 [sources:
EE141 Spring 2003 Discussion 1 Tips for Using SPICE.
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 17: Design Considerations Prof. Sherief Reda Division of Engineering, Brown.
Week 9: Series RC Circuit Experiment 14. Circuit to be constructed Shunt resistor It is good practice to short the unused pin on the trimpot when using.
Behavioral Buffer Modeling with HSPICE – Intel Buffer
CIRCUIT ANALYSIS USING NGSPICE
Islamic Azad University - Qazvin Branch1 HSPICE ® Introduction Autumn 2006.
 Lab assistants are: Dilara YALÇIN–Kami ÇEVİK  Labs are divided into two sections (same as course sections). Verify your section as soon as possible.
THE INVERTERS. DIGITAL GATES Fundamental Parameters l Functionality l Reliability, Robustness l Area l Performance »Speed (delay) »Power Consumption »Energy.
ELEC 5270/6270 Spring 2013 Low-Power Design of Electronic Circuits Tools for Power Analysis
ECE122 – Digital Electronics & Design
EENG 2920: Circuit Design and Analysis Using PSpice Class 3: DC and Transient Analysis Oluwayomi Adamo Department of Electrical Engineering College of.
Lecture on PSpice. Introduction to SPICE  SPICE was originally developed at the University of California, Berkeley (1975).  Simulation Program for Integrated.
Square Wave Sources: Digclock and Vpulse Directions given for PSpice Schematics.
Optimization With HSpice. Before you start optimizing What are you optimizing for? –Linearity (as in an amplifier) –Gain –Frequency response –Drive ability.
Agenda DAY Introduction Verilog-A Modules
SPICE Simulation Program with Integrated Circuit Emphasis –Developed in 1970’s at Berkeley –Many commercial versions are available –Used for simulating.
EE 211 Lecture 6 Feb. 24, Topics Mid term exam Prelab policy Pspice Analysis Frequency Response.
WEBENCH Schematic Editor Hands On Problems
Introduction to HSPICE Speaker : Shang-Jyh Shieh TEL: Lab 7354.
Objectives Understand the design environment and flow
EE141 Fall 2004 Discussion 1 Tips for Using SPICE.
Introduction to PSpice
Simulation Using WinSPICE David W. Graham Lane Department of Computer Science and Electrical Engineering West Virginia University © David W. Graham 2007.
SJTU 2006 SPADE Manual Ma Diming
Micron Technology Clinic Tool Flow and Comparison of Micron Package Models Presenter: Michael Tomer Advisor: Dr. Ken Stevens.
1 Problem 1 – SI block diagram Printed Wiring Board Buffers package Receiver Data generator Describe the function of each block of this typical block diagram.
ECE122 – Digital Electronics & Design Tanner Tools Tutorial Ritu Bajpai September 4, 2008.
CMOS 2-Stage OP AMP 설계 DARK HORSE 이 용 원 홍 길 선
Nov.6 th 1 Multimedia Lab..  Schematic Editor For MyAnalog 실행 ◦ MyCAD Pro 2007 > Schematic Editor For MyAnalog 2 Multimedia Lab.
Lab 1 LTspice Intro EC538 Selected Topics in Electronics 1 Eng. Nihal Tawfik.
Full-Custom Design ….TYWu
HSICE Simulation Guide
EMT 251 SPICE NETLIST.
EMC of ICs Practical Trainings
Analog VLSI Bayesian Networks for Signal Processing
Design: architecture selection plus biasing/sizing
Week 9: Series RC Circuit
INTRODUCTION Spice Excel.
Optimization With HSpice
Introduction to PSpice
Spice Seminar Simulation Program with Integrated Circuit Emphasis.
Introduction to CMOS VLSI Design Lecture 5: DC & Transient Response
UNIT-II Stick Diagrams
Lecture 8: SPICE Simulation
Lecture 8: SPICE Simulation
Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response
Spice Seminar Simulation Program with Integrated Circuit Emphasis.
Presentation transcript:

Introduction to HSPICE Speaker : Shang-Jyh Shieh Email : d8542015@ccunix.ccu.edu.tw TEL : Lab 7354

PRELIMINARY Appending the following line in your “.cshrc” file source /usr/meta/cur/bin/cshrc.meta HSPICE model path /vlsi-data/eda_models/hspice/tsmc035/logsp35.l (TSMC 0.35um) /vlsi-data/eda_models/hspice/tsmc06/logic06.l (TSMC 0.6um) /vlsi-data/eda_models/hspice/tsmc08/model0.8t (TSMC 0.8um) HSPICE online document /usr/meta/cur/docs/hspiceManual.pdf HSPICE(200010)

EXAMPLE OF INPUT (*.sp) Include files Library Call Netlist .INC ‘and2.subckt’ Library Call .LIB ‘/vlsi-data/eda_models/hspice/tsmc035/logsp35.l’ TT Netlist mp1 1 2 vdd! vdd! pch w=2.8u l=0.6u mn1 1 2 gnd! gnd! nch w=1.4u l=0.6u C1 3 gnd! 250fF IC=3.3V R2 2 3 100meg Output Control .meas tran Tr TRIG v(in) val=‘3.3/2' TD=’10n' RISE=1 + TARG v(out) val=‘3.3/2' RISE=1 .meas tran Tf TRIG v(in) val=‘3.3/2' TD=’10n' FALL=1 + TARG v(out) val=‘3.3/2' FALL=1 .meas Tdelay param='(Tr+Tf)/2' free format / case insensitive HSPICE(200010)

ELEMENTS (I) Independent Voltage / Current Source (DC) n1 n3 Idc n3 n4 20m 3.3V Vdc n1 n2 3.3 20mA n4 n2 tpw v2 v1 tr tf td tper Pulse : Vpul n1 n2 pulse( v1 v2 td tr tf tpw tper ) HSPICE(200010)

ELEMENTS - MOSFET (I) MOSFET Mxxx D G S B MODEL W=x L=x [AS=x AD=x PS=x PD=x] L W Perimeter / Area HSPICE(200010)

ELEMENTS - MOSFET (II) Basic Knowledge LDD: Lightly Doped Drain HDIF LDIF HSPICE(200010)

ELEMENTS - MOSFET (III) Basic Knowledge ACM : Area Calculation Method ACM=3 GEO=2 GEO=3 GEO=1 LDIF HDIF HDIF W D S D S D S AD=2*HDIF*W AD=HDIF*W AD=HDIF*W AS=2*HDIF*W AS=HDIF*W AS=HDIF*W PD=4*HDIF+W PD=2*HDIF PD=2*HDIF PS=4*HDIF+W PS=2*HDIF PS=2*HDIF Default GEO=0 HSPICE(200010)

ELEMENTS - MOSFET (IV) vdd vdd ia zn ib n1 gnd Example: mp1 zn ia vdd vdd pch w=1.4u l=0.6u GEO=1 mp2 zn ib vdd vdd pch w=1.4u l=0.6u GEO=1 mn1 zn ib n1 gnd nch w=1.4u l=0.6u GEO=2 mn2 n1 ia gnd gnd nch w=1.4u l=0.6u GEO=1 HSPICE(200010)

SUBCIRCUIT subcircuit definition example subcircuit call .subckt inv 2 3 1 4 wp_inv=1.4u mp1 3 2 1 1 pch w=wp_inv l=0.6u mn1 3 2 4 4 nch w=1.4u l=0.6u .ends .subckt XOR3 5 8 6 1 2 3 99 * A B C s sb vds vss mp1 1 2 3 3 pch w=1.4u l=0.6u mn1 1 2 99 99 nch w=1.4u l=0.6u mp2 2 1 3 3 pch w=1.4u l=0.6u mn2 2 1 99 99 nch w=1.4u l=0.6u mn3 7 10 1 99 nch w=1.4u l=0.6u mn4 5 4 7 99 nch w=1.4u l=0.6u mn5 11 6 1 99 nch w=1.4u l=0.6u mn6 9 8 7 99 nch w=1.4u l=0.6u mn7 7 6 2 99 nch w=1.4u l=0.6u mn8 5 8 11 99 nch w=1.4u l=0.6u mn9 11 10 2 99 nch w=1.4u l=0.6u mna 9 4 11 99 nch w=1.4u l=0.6u xinvA 5 9 3 99 inv wp_inv=2.8u xinvB 8 4 3 99 inv wp_inv=2.8u xinvC 6 10 3 99 inv wp_inv=2.8u .ends subcircuit call xinvX 5 9 3 99 inv wp_inv=2.8u xinvY 8 4 3 99 inv wp_inv=2.8u xinvZ 6 10 3 99 inv wp_inv=2.8u HSPICE(200010)

MEASURE (I) Trigger/Target AVG/RMS/MIN/MAX/PP .MEAS TRAN T1 TRIG v(in) VAL=’2.5V’ TD=’20n' RISE=1 + TARG v(out) VAL=’2.5V’ FALL=1 .MEAS TRAN T2 TRIG v(in) VAL=’2.5V’ TD=’20n' FALL=1 + TARG v(out) VAL=’2.5V’ RISE=1 .MEAS Tpd PARAM='(T1+T2)/2’ AVG/RMS/MIN/MAX/PP .MEAS TRAN vomax MAX v(out) FROM=’20n’ TO=‘100n’ .MEAS TRAN vomin MIN v(out) FROM=’20n’ TO=‘100n’ .MEAS TRAN vorms RMS v(out) FROM=’20n’ TO=‘100n’ HSPICE(200010)

MEASURE (II) FIND/WHEN .MEAS TRAN time1 WHEN v(out)=‘2.5V’ FALL=LAST .MEAS TRAN time2 WHEN v(out)=‘2.5V’ CROSS=‘4’ .MEAS TRAN v1 FIND v(out) AT=‘50n’ HSPICE(200010)

Power Measurement Basic Power Meter Practical Power Meter *REFERENCE Ry=1e15 Cy=1e-12 HSPICE(200010)

ANALYSIS TYPE Transient analysis Operating Point DC Sweep .TRAN 0.1n 100n UIC Operating Point .OP DC Sweep .DC vin 1V 5V 0.5V AC small signal analysis .AC LIN 1K 100MEG .AC DEC 1K 100MEG HSPICE(200010)

OTHER COMMAND CARD OPTION for Accuracy Temperature .OPTIONs absmos=1p absv=1p relmos=1u relv=1p relvar=1m Temperature .TEMP 100 ( default 25 degree C ) Graphic Output for “AWAVES” Plot all input, output and internal nodes .OPTIONs POST Plot specified nodes .OPTIONs POST PROBE .PROBE v(1) V(2) V(3) V(4) V(5) HSPICE(200010)

INVOKING HSPICE Executing HSPICE Output files % hspice myfile.sp à *.tr? graphic output files for awaves *.mt? measure output files (TXT file) HSPICE(200010)