Latch Practice Problems 1

Slides:



Advertisements
Similar presentations
Module 5 – Sequential Logic Design with VHDL
Advertisements

ECE 331 – Digital System Design Latches and Flip-Flops (Lecture #17) The slides included herein were taken from the materials accompanying Fundamentals.
Practice Problems 2 Latch and Flip Flop ©Paul Godin Created September 2007 Last edit Aug 2013.
555 Timer ©Paul Godin Updated February Oscillators ◊We have looked at simple oscillator designs using an inverter, and had a brief look at crystal.
COMPSCI 210 Semester Tutorial 3: Latches & Exercises from Ch3.
Exercise Exercise3.1 8 Exercise3.1 9 Exercise
Exercise Exercise Exercise Exercise
Exercise Exercise Exercise Exercise
Exercise Exercise6.1 7 Exercise6.1 8 Exercise6.1 9.
1 times table 2 times table 3 times table 4 times table 5 times table
555 Timer ©Paul Godin Updated February Oscillators ◊We have looked at simple oscillator designs using an inverter, and had a brief look at crystal.
The edge triggered J-K Flip flop The J-K Flip flop is versatile and is widely used type of flip flop. The functioning of this flip flop is identical to.
BY: TRAVIS HOOVER 2/22/2011 CS 147 DR. LEE JK flip-flops.
ETE Digital Electronics Latches and Flip-Flops [Lecture:12] Instructor: Sajib Roy Lecturer, ETE, ULAB.
Latch Flip flop.
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
555 Timer Monostable ©Paul Godin Updated February 2008.
Truth tables AND Gate Input 1Input output ? ? ? ? Input 1Input output ? ? ? ? OR Gate.
Mux 2.1 Multiplexers and De-Multiplexers 2: ©Paul Godin Updated November 2007.
Flip Flops 3.1 Latches and Flip-Flops 3 ©Paul Godin Created September 2007 Last Edit Aug 2013.
Asynch 1.1 Asynchronous Counters 1 ©Paul Godin Last Edit Sept 2009.
Digital to Analog Converters (DAC) 2 ©Paul Godin Created March 2008.
Basic Gates 3.1 Basic Digital Logic: NAND and NOR Gates ©Paul Godin Created September 2007 Last Update Sept 2009.
Mono 1.1 Monostable Multivibrators 1 Technician Series ©Paul Godin Updated March 2015.
Basic Digital Logic: NAND and NOR Gates Technician Series ©Paul Godin Last Update Dec 2014.
Multiplexers and De-Multiplexers 1
MSI Counters Counter ICs Technician Series ©Paul Godin Updated Feb 2015 gmail.com.
Steering Gates, Timing Diagrams & Combinational Logic Technician Series Steering 1.1 ©Paul Godin Created Jan 2014.
Basic Gates 2.1 Basic Digital Logic: Application of Digital Gates using AND / OR / NOT ©Paul Godin Created August 2007 Last Update Sept 2013 Basic Gates.
Basic Gates 1.1 Basic Digital Logic: AND, OR and NOT gates ©Paul Godin Created August 2007 Last Update Sept 2013.
Boolean 1.1 Boolean Logic 1 ©Paul Godin Created September 2007 Last Edit September 2009 gmail.com.
Floyd, Digital Fundamentals, 10 th edShanghai Jiao Tong Midterm Examination Wednesday, 11/21/ :50 ~ 17:50 East Upper.
Counters 2.1 MSI Counters Counter ICs ©Paul Godin Updated Aug 2013 gmail.com.
Boolean 4.1 Boolean Logic 4 ©Paul Godin Created September 2007 gmail.com.
Multiplexers and De-Multiplexers
$100 $200 $300 $400 $500 $100 $200 $300 $400 $500 $100 $200 $300 $400 $500 $100 $200 $300 $400 $500 $100 $200 $300 $400 $500 $100 $200 $300.
Flip Flops 4.1 Latches and Flip-Flops 4 ©Paul Godin Created September 2007 Last edit Sept 2009.
Tables Learning Support
MICROPROCESSOR DETAILS 1 Updated April 2011 ©Paul R. Godin prgodin gmail.com.

A latch is a temporary storage device that has two stable states (bistable). It is a basic form of memory. The S-R (Set-Reset) latch is the most basic.
State Machines (Closed Loop / Moore) Synch 2.1  Paul R. Godin Updated: January 2008.
Waveform 1.1 Basic Digital Waveform Parameters 1 Paul Godin Updated September 2007 Last edit Sept 2009.
Flip Flops 3.1 Latches and Flip-Flops 3 ©Paul Godin Created September 2007 Last Edit Aug 2013.
Boolean 3.1 Boolean Logic 3 ©Paul Godin Created September 2007 Last edit Sept 2009.
Microprocessors 3 Buses, Addresses and Machine Cycles 1 Modified April 2011 ©Paul R. Godin prgodin gmail.com.
7. Latches and Flip-Flops Digital Computer Logic.
LATCHES AND FLIP-FLOPS
Summary Latch & Flip-Flop
Biconditional - 2 CS-708.
FLIP FLOPS.
Basic Digital Logic: X-OR and X-NOR Gates
Times Tables.
Latches and Flip-Flops 2
Asynchronous Counters 2
Basic Digital Logic: X-OR and X-NOR Gates
Boolean Logic 2 ©Paul Godin Created September 2007 Last edit Sept 2009
Latches and Flip-Flops 1
Latches and Flip-Flops
Edge-Based Circuits DIGI-260 ©Paul R. Godin gmail.com.
Synchronous Counters 4: State Machine Counting
Electrical Characteristics Practice Problems #1
Basic Digital Logic: AND, OR and NOT gates Technician Series
Latches and Flip-Flops 2
Reference: Moris Mano 4th Edition Chapter 5
Combinational Logic Practice Problems gmail.com Jan 2015.
DIGI-210 Review 2 Counters, Coders, Monos ©Paul Godin
Basic terminology associated with counter and sequential circuits.
3 times tables.
6 times tables.
Presentation transcript:

Latch Practice Problems 1 Practice Timing Diagrams ©Paul Godin Created September 2007 Last edit Sept 2009

Exercise 1: Determine the output states If S = 1 and R = 0, Q = ____, Q’= ____ If S = 1 and R = 1, Q = ____, Q’= ____

Exercise 2: Determine the output states If S = 1 and R = 0, Q = ____, Q’= ____ If S = 0 and R = 0, Q = ____, Q’= ____

Exercise 3: Complete the Truth Tables Q S R Q S R Q Q’ Mode Reset Invalid Hold Set S R Q Q’ Mode Hold 1

Exercise 4: Complete the Timing Diagram Q S R Q Q

Exercise 5: Complete the Timing Diagram Q S R Q Q

Exercise 6: Complete the Truth Table Q En En S R Q Q’ Mode 1 Hold Reset Set Disabled

Exercise 7: Complete the Timing Diagram Q En En D Q Q

Exercise 8: Complete the Timing Diagram Q En En D Q Q END ©PRGODIN @ GMAIL.COM