mPL 5 Overview ISPD 2005 Placement Contest Entry

Slides:



Advertisements
Similar presentations
Capo: Robust and Scalable Open-Source Min-cut Floorplacer Jarrod A. Roy, David A. Papa,Saurabh N. Adya, Hayward H. Chan, James F. Lu, Aaron N. Ng, Igor.
Advertisements

Group: Wilber L. Duran Duo (Steve) Liu
Multilevel Hypergraph Partitioning Daniel Salce Matthew Zobel.
3D-STAF: Scalable Temperature and Leakage Aware Floorplanning for Three-Dimensional Integrated Circuits Pingqiang Zhou, Yuchun Ma, Zhouyuan Li, Robert.
Natarajan Viswanathan Min Pan Chris Chu Iowa State University International Symposium on Physical Design April 6, 2005 FastPlace: An Analytical Placer.
X-Architecture Placement Based on Effective Wire Models Tung-Chieh Chen, Yi-Lin Chuang, and Yao-Wen Chang Graduate Institute of Electronics Engineering.
Meng-Kai Hsu, Sheng Chou, Tzu-Hen Lin, and Yao-Wen Chang Electronics Engineering, National Taiwan University Routability Driven Analytical Placement for.
A Size Scaling Approach for Mixed-size Placement Kalliopi Tsota, Cheng-Kok Koh, Venkataramanan Balakrishnan School of Electrical and Computer Engineering.
Shuai Li and Cheng-Kok Koh School of Electrical and Computer Engineering, Purdue University West Lafayette, IN, Mixed Integer Programming Models.
Ripple: An Effective Routability-Driven Placer by Iterative Cell Movement Xu He, Tao Huang, Linfu Xiao, Haitong Tian, Guxin Cui and Evangeline F.Y. Young.
1 Numerical Solvers for BVPs By Dong Xu State Key Lab of CAD&CG, ZJU.
1 Physical Hierarchy Generation with Routing Congestion Control Chin-Chih Chang *, Jason Cong *, Zhigang (David) Pan +, and Xin Yuan * * UCLA Computer.
MULTISCALE COMPUTATIONAL METHODS Achi Brandt The Weizmann Institute of Science UCLA
Geometric (Classical) MultiGrid. Hierarchy of graphs Apply grids in all scales: 2x2, 4x4, …, n 1/2 xn 1/2 Coarsening Interpolate and relax Solve the large.
Consistent Placement of Macro-Blocks Using Floorplanning and Standard-Cell Placement Saurabh Adya Igor Markov (University of Michigan)
FastPlace: Efficient Analytical Placement using Cell Shifting, Iterative Local Refinement and a Hybrid Net Model FastPlace: Efficient Analytical Placement.
Inexact SQP Methods for Equality Constrained Optimization Frank Edward Curtis Department of IE/MS, Northwestern University with Richard Byrd and Jorge.
Early Days of Circuit Placement Martin D. F. Wong Department of Electrical and Computer Engineering University of Illinois at Urbana-Champaign.
Algebraic MultiGrid. Algebraic MultiGrid – AMG (Brandt 1982)  General structure  Choose a subset of variables: the C-points such that every variable.
Comments on Development-Oriented vs Basic Research Prof. Jason Cong Computer Science Department University of California, Los Angeles.
APLACE: A General and Extensible Large-Scale Placer Andrew B. KahngSherief Reda Qinke Wang VLSICAD lab University of CA, San Diego.
Constructive Benchmarking for Placement David A. Papa EECS Department University of Michigan Ann Arbor, MI Igor L. Markov EECS.
Architecture and Details of a High Quality, Large-Scale Analytical Placer Andrew B. Kahng, Sherief Reda and Qinke Wang VLSI CAD Lab University of California,
An Analytic Placer for Mixed-Size Placement and Timing-Driven Placement Andrew B. Kahng and Qinke Wang UCSD CSE Department {abk, Work.
Supply Voltage Degradation Aware Analytical Placement Andrew B. Kahng, Bao Liu and Qinke Wang UCSD CSE Department {abk, bliu,
Task : Highly Scalable Placement by Multilevel Optimization Task Leaders: Jason Cong (UCLA CS) and Tony Chan (UCLA Math) Students with Graduation.
Can Recursive Bisection Alone Produce Routable Placements? Andrew E. Caldwell Andrew B. Kahng Igor L. Markov Supported by Cadence.
Hard Optimization Problems: Practical Approach DORIT RON Tel Ziskind room #303
An Algebraic Multigrid Solver for Analytical Placement With Layout Based Clustering Hongyu Chen, Chung-Kuan Cheng, Andrew B. Kahng, Bo Yao, Zhengyong Zhu.
Easy Optimization Problems, Relaxation, Local Processing for a single variable.
Analytical Thermal Placement for VLSI Lifetime Improvement and Minimum Performance Variation Andrew B. Kahng †, Sung-Mo Kang ‡, Wei Li ‡, Bao Liu † † UC.
MULTISCALE COMPUTATIONAL METHODS Achi Brandt The Weizmann Institute of Science UCLA
WISCAD – VLSI Design Automation GRIP: Scalable 3-D Global Routing using Integer Programming Tai-Hsuan Wu, Azadeh Davoodi Department of Electrical and Computer.
Surface Simplification Using Quadric Error Metrics Michael Garland Paul S. Heckbert.
TSV-Aware Analytical Placement for 3D IC Designs Meng-Kai Hsu, Yao-Wen Chang, and Valerity Balabanov GIEE and EE department of NTU DAC 2011.
March 20, 2007 ISPD An Effective Clustering Algorithm for Mixed-size Placement Jianhua Li, Laleh Behjat, and Jie Huang Jianhua Li, Laleh Behjat,
Analytic Placement. Layout Project:  Sending the RTL file: −Thursday, 27 Farvardin  Final deadline: −Tuesday, 22 Ordibehesht  New Project: −Soon 2.
Parallel Computing Sciences Department MOV’01 Multilevel Combinatorial Methods in Scientific Computing Bruce Hendrickson Sandia National Laboratories Parallel.
Quadratic and Linear WL Placement Using Quadratic Programming: Gordian & Gordian-L Shantanu Dutt ECE Dept., Univ. of Illinois at Chicago Acknowledgements:
Multilevel Generalized Force-directed Method for Circuit Placement Tony Chan 1, Jason Cong 2, Kenton Sze 1 1 UCLA Mathematics Department 2 UCLA Computer.
1/24/20071 ECO-system: Embracing the Change in Placement Jarrod A. Roy and Igor L. Markov University of Michigan at Ann Arbor.
Jason Cong‡†, Guojie Luo*†, Kalliopi Tsota‡, and Bingjun Xiao‡ ‡Computer Science Department, University of California, Los Angeles, USA *School of Electrical.
Large Scale Circuit Placement: Gap and Promise Jason Cong UCLA VLSI CAD LAB 1 Joint work with Chin-Chih Chang, Tim Kong, Michail Romesis, Joseph R. Shinnerl,
Recursive Bisection Placement*: feng shui 5.0 Ameya R. Agnihotri Satoshi Ono Patrick H. Madden SUNY Binghamton CSD, FAIS, University of Kitakyushu (with.
Quadratic VLSI Placement Manolis Pantelias. General Various types of VLSI placement  Simulated-Annealing  Quadratic or Force-Directed  Min-Cut  Nonlinear.
Mesh Coarsening zhenyu shu Mesh Coarsening Large meshes are commonly used in numerous application area Modern range scanning devices are used.
Optimality, Scalability and Stability study of Partitioning and Placement Algorithms Jason Cong, Michail Romesis, Min Xie UCLA Computer Science Department.
Multi-objective Placement Optimization for High-performance Nanoscale Integrated Circuits Igor L. Markov August 20, 2012.
1 NTUplace: A Partitioning Based Placement Algorithm for Large-Scale Designs Tung-Chieh Chen 1, Tien-Chang Hsu 1, Zhe-Wei Jiang 1, and Yao-Wen Chang 1,2.
Inexact SQP methods for equality constrained optimization Frank Edward Curtis Department of IE/MS, Northwestern University with Richard Byrd and Jorge.
1 CS612 Algorithms for Electronic Design Automation CS 612 – Lecture 8 Lecture 8 Network Flow Based Modeling Mustafa Ozdal Computer Engineering Department,
MULTISCALE COMPUTATIONAL METHODS Achi Brandt The Weizmann Institute of Science UCLA
Unified Quadratic Programming Approach for Mixed Mode Placement Bo Yao, Hongyu Chen, Chung-Kuan Cheng, Nan-Chi Chou*, Lung-Tien Liu*, Peter Suaris* CSE.
Constraint-Driven Large Scale Circuit Placement Algorithms Advisor: Prof. Jason Cong Student: Min Xie September, 2006.
International Symposium on Physical Design San Diego, CA April 2002ER UCLA UCLA 1 Routability Driven White Space Allocation for Fixed-Die Standard-Cell.
Global Clustering-Based Performance-Driven Circuit Partitioning Jason Cong University of California Los Angeles Chang Wu Aplus Design.
Hypergraph Partitioning With Fixed Vertices Andrew E. Caldwell, Andrew B. Kahng and Igor L. Markov UCLA Computer Science Department
Multilevel Partitioning
RTL Design Flow RTL Synthesis HDL netlist logic optimization netlist Library/ module generators physical design layout manual design a b s q 0 1 d clk.
HeAP: Heterogeneous Analytical Placement for FPGAs
VLSI Physical Design Automation
ePlace: Electrostatics based Placement
APLACE: A General and Extensible Large-Scale Placer
Analytic Placement Optimization Using Nonlinear Methodologies
A Semi-Persistent Clustering Technique for VLSI Circuit Placement
EDA Lab., Tsinghua University
PPT10: Global and local approximation
Department of Computer Science and Technology
Presentation transcript:

mPL 5 Overview ISPD 2005 Placement Contest Entry Tony Chan2, Jason Cong1, Joe Shinnerl1, Kenton Sze2, Michalis Romesis1, Min Xie1 1VLSI CAD Lab, Computer Science Department 2Mathematics Department University of California, Los Angeles http://cadlab.cs.ucla.edu/~cong cong@cs.ucla.edu

Multiscale Optimization Framework Given problem Coarsening (Clustering) Problem size decreases Interpolation & Relaxation (optimization) Explores different scales of the solution space at different levels Supports VERY FAST and SCALABLE methods Supports inclusion of complicated objectives and constraints Successful across MANY DIVERSE applications 12/9/2018 UCLA VLSICAD LAB

Multiscale Placement Vocabulary Coarsening: build a hierarchy of problem approximations by generalized recursive clustering (or partitioning) Relaxation: improve the placement at each level by iterative optimization Interpolation: transfer coarse-level solution to adjacent, finer level (generalized declustering) Multilevel Flow: multiple traversals over multiple hierarchies (V-cycle variations) 12/9/2018 UCLA VLSICAD LAB

A Brief History of mPL UNIFORM CELL SIZE NON-UNIFORM CELL SIZE Relative Wirelength A Brief History of mPL mPL 1.1 FC-Clustering added partitioning to legalization mPL 1.0 [ICCAD00] Recursive ESC clustering NLP at coarsest level Goto discrete relaxation Slot Assignment legalization Domino detailed placement UNIFORM CELL SIZE mPL 2.0 RDFL relaxation primal-dual netlist pruning mPL 3.0 [ICCAD 03] QRS relaxation AMG interpolation multiple V-cycles cell-area fragmentation mPL 4.0 improved DP better coarsening backtracking V-cycle NON-UNIFORM CELL SIZE mPL 5.0 Multilevel Force-Directed 2000 2001 2002 2003 2004 year 12/9/2018 UCLA VLSICAD LAB

Coarsening by Recursive Aggregation First-Choice Clustering (hMetis [Karypis 1999]). Merged Nets Merge each vertex with its “best” neighbor 12/9/2018 UCLA VLSICAD LAB

Weighted Interpolation (Generalized Declustering) Transfer a partial solution from a coarser level to its adjacent finer level Place a component ( ) at the weighted average of the positions of the clusters containing its neighbors Place representative components Place others by weighted interpolation 12/9/2018 UCLA VLSICAD LAB

mPL5 Generalized Force-Directed Placement Smooth the density constraints by solving a Helmholtz Equation: Assume Neumann boundary conditions: forces pointing outside the chip boundary are zero: Log-sum-exp smooth approximation to half-perimeter wirelength [Naylor 2001; Kahng and Wang 2004]: 12/9/2018 UCLA VLSICAD LAB

mPL5 Nonlinear-Programing Solution Using the Uzawa algorithm to solve the above nonlinear constrained minimization problem, we iteratively solve No matrix storage and no second derivatives are computed. Separate updates for separate lagrange multipliers; the bin-density constraints are NOT lumped together Use multilevel approach to speed-up computation and better quality 12/9/2018 UCLA VLSICAD LAB

Iterated Multilevel Flow Make use of placement solution from 1st V-cycle Geometric based FC clustering First Choice (FC) clustering 12/9/2018 UCLA VLSICAD LAB

Legalization The Patoma flow for guaranteed legalizability (ASPDAC 2005) is not needed for the ISPD05 contest benchmarks… …because they have so much white space. Work on Patoma-enabled mPL (“mPL6”) for large-scale, high-utilization cases ( even above 99%!) continues. In the presence of many fixed macros, we sometimes reduce HPWL more than 30% (!) simply by assigning cells to obstacle-free subregions before placing them. Can apply LP/network-flow techniques. Preserve the global placement as much as possible (tetris-like) 12/9/2018 UCLA VLSICAD LAB

Important command-line options for ISPD 2005 suite -shrinkRegion, -shrinkRatio Usually get shorter wirelength by packing cells Can pack cells to left, right, or center to a user-specified level of utilization -addDummyCells The best configuration may be highly nonuniform Adding unconnected “dummy” filler cells enables mPL to find good nonuniform placements -legalRegion Divide the chip into rectangular regions defined by fixed-block boundaries. Assign cells to subregions first, then legalize separately within the subregions. -GFD::Gamma Can fine tune the rate at which the weight of spreading forces is increased relative to wirelength forces 12/9/2018 UCLA VLSICAD LAB

Improvements by parameter tuning 12/9/2018 UCLA VLSICAD LAB

Acknowledgments Collaborators Sponsors Chin-Chih Chang, Cadence Tim Kong, Magma Yuchun (Clara) Ma, UCLA CS Xin Yuan, IBM Sponsors SRC Contracts 99-TJ-686 and 2003-TJ-1091 NSF Awards CCF-0430077 & CCR-9901153 ONR Contract N00014-03-1-0888 12/9/2018 UCLA VLSICAD LAB