Status of the CARIOCA project

Slides:



Advertisements
Similar presentations
Sci-Fi tracker for IT replacement 1 Lausanne 9. December 2010.
Advertisements

INSTITUT MAX VON LAUE - PAUL LANGEVIN Fast Real-time SANS Detectors Charge Division in Individual, 1-D Position- sensitive Gas Detectors Patrick Van Esch.
E. Atkin, E. Malankin, V. Shumikhin NRNU MEPhI, Moscow 1.
Specific requirements for analog electronics of a high counting rate TRD Vasile Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28,
1 VCI, Werner Riegler RPCs and Wire Chambers for the LHCb Muon System  Overview  Principles  Performance Comparison: Timing, Efficiency,
Werner Riegler CERN, November 2003 CARIOCA Werner Riegler, CERN November 24 th, 2003, LHCb week Discussion of the final Prototype results Plans for CARIOCA.
MDT-ASD PRR C. Posch30-Aug-02 1 Specifications, Design and Performance   Specifications Functional Analog   Architecture Analog channel Programmable.
5ns Peaking Time Transimpedance Front End Amplifier for the Silicon Pixel Detector in the NA62 Gigatracker E. Martin a,b J. Kaplon b, A. Ceccucci b, P.
NA62 front end Layout in DM option Jan Kaplon/Pierre Jarron.
NA62 front end architecture and performance Jan Kaplon/Pierre Jarron.
A.Kashchuk Muon meeting, CERN Presented by A.Kashchuk.
1 SciFi electronics meeting – CERN– June 20 th 2011 Some ideas about a FE for a SciFi tracker based on SiPM A. Comerma, D. Gascón Universitat de Barcelona.
Calorimeter upgrade meeting – CERN – October 5 th 2010 Analog FE ASIC: first prototype Upgrade of the front end electronics of the LHCb calorimeter E.
Preliminary Design of Calorimeter Electronics Shudi Gu June 2002.
L.Royer– Calice DESY – July 2010 Laurent ROYER, Samuel MANEN, Pascal GAY LPC Clermont-Ferrand R&D LPC Clermont-Fd dedicated to the.
6 Feb (update) A.P.Kashchuk (LNF/INFN, on leave from PNPI) 1 Triple GEM is the best candidate for station M1 regions R1/R2 Triple GEM has better.
Building blocks 0.18 µm XFAB SOI Calice Meeting - Argonne 2014 CALIIMAX-HEP 18/03/2014 Jean-Baptiste Cizel - Calice meeting Argonne 1.
Progress on STS CSA chip development E. Atkin Department of Electronics, MEPhI A.Voronin SINP, MSU.
Analog Building Blocks for P326 Gigatracker Front-End Electronics
Hold signal Variable Gain Preamp. Variable Slow Shaper S&H Bipolar Fast Shaper 64Trigger outputs Gain correction (6 bits/channel) discriminator threshold.
1 G.Pessina, RICH Elec Upg, 11 April 2010 Analog Channels per chip4 to 8 Digital channel per chip4 to 8 Wire-bond pitch (input channels) Input capacitance.
Development of the Readout ASIC for Muon Chambers E. Atkin, I. Bulbalkov, A. Voronin, V. Ivanov, P. Ivanov, E. Malankin, D. Normanov, V. Samsonov, V. Shumikhin,
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
65 nm CMOS analog front-end for pixel detectors at the HL-LHC
1 Luciano Musa, Gerd Trampitsch A General Purpose Charge Readout Chip for TPC Applications Munich, 19 October 2006 Luciano Musa Gerd Trampitsch.
Readout Architecture for MuCh Introduction of MuCh Layout of Much ( proposed several schemes) Read ASIC’s Key features Basic Readout chain ROC Block Diagram.
Fermilab Silicon Strip Readout Chip for BTEV
S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.
1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
CBM 12 th Meeting, October 14-18, 2008, Dubna Present status of the first version of NIHAM TRD-FEE analogic CHIP Vasile Catanescu and Mihai Petrovici NIHAM.
Analog Front End For outer Layers of SVT (L.4 & L.5) Team:Luca BombelliPost Doc. Bayan NasriPh.D. Student Paolo TrigilioMaster student Carlo FioriniProfessor.
Tuesday, 20 May 2003OPERA Collaboration Meeting - Gran Sasso1 Status of front-end electronics for the OPERA Target Tracker LAL Orsay S.BONDIL, J. BOUCROT,
A Low-noise Front-end ASIC design based on TOT technique for Read-out of Micro-Pattern Gas Detectors Huaishen Li, Na Wang, Wei Lai, Xiaoshan Jiang 1 State.
The design of fast analog channels for the readout of strip detectors in the inner layers of the SuperB SVT 1 INFN Sezione di Pavia I Pavia, Italy.
A high rate fast precision tracking trigger with RPCs
Status of front-end electronics for the OPERA Target Tracker
“Test vehicle” in 130nm TSMC for CMS HGCAL
STATUS OF SPIROC measurement
M. Manghisoni, L. Ratti Università degli Studi di Pavia INFN Pavia
Valerio Re Università di Bergamo and INFN, Pavia, Italy
DCH FEE STATUS Level 1 Triggered Data Flow FEE Implementation &
KLOE II Inner Tracker FEE
Pixel front-end development
A General Purpose Charge Readout Chip for TPC Applications
Charge sensitive amplifier
Results achieved so far to improve the RPC rate capability
CTA-LST meeting February 2015
INFN Pavia and University of Bergamo
Functional diagram of the ASD
Front-end electronics Bis7-8
CALICE COLLABORATION LPC Clermont LAL Orsay Samuel MANEN Julien FLEURY
Basic Amplifiers and Differential Amplifier
A Low Power Readout ASIC for Time Projection Chambers in 65nm CMOS
A Fast Binary Front - End using a Novel Current-Mode Technique
LHCb calorimeter main features
Status of n-XYTER read-out chain at GSI
LHCb Muon Detector MWPC & GEM
BESIII EMC electronics
Turning photons into bits in the cold
Functional diagram of the ASD
Pre-installation Tests of the LHCb Muon Chambers
Simone Brusa / INFN – Ferrara On behalf of LHCb muon group:
Readout Electronics for Pixel Sensors
TOF read-out for high resolution timing
Engineering Design Review
PHENIX forward trigger review
Readout Electronics for Pixel Sensors
Verify chip performance
Readout Electronics for Pixel Sensors
Presentation transcript:

Status of the CARIOCA project Walter Bonivento CERN / INFN Cagliari for the LHCb collaboration and the CERN MIC group

W.Bonivento CERN/INFN Cagliari The LHCb muon detector LHCb muon detector: main task provide L0 trigger for b   X Five stations, M1 to M5; four radial regions, R1 to R4 R3-R4 of M4-M5 RPC 48% area rate cap. 1kHz/cm2 R1-R2 of M1 t.b.d. 1% area rate cap. 1MHz/cm2 the rest MWPC 52% area rate cap. 100kHz/cm2 LEB Stockholm 2001 W.Bonivento CERN/INFN Cagliari

Readout electronics for MWPC: a) detector architecture Main performance requirement: efficiency in 20ns >99% 2 bi-gap logically OR-ed (DIALOG chip) 2mm gap, 1.5mm wire spacing wire, cathode and combined readout LEB Stockholm 2001 W.Bonivento CERN/INFN Cagliari

Readout electronics for MWPC: b) requirements Detector signal: current with fast (ns) rise, fall Detector capacitance from 20pF to 200pF One threshold for time stamping: time resolution from slewing effect Optimum amplifier peaking time compromise between noise and slewing LEB Stockholm 2001 W.Bonivento CERN/INFN Cagliari

Readout electronics for MWPC: b) requirements Optimum amplifier peaking time: about 10ns At large Cdet weak dependence of time resolution on peaking time To be able to set the threshold at about 6 p.e. Measurements on a prototype chamber performed with a hybrid from PNPI and a modified version of ASDQ chip (M.Newcomer-Penn) noise <2fC for Cdet 40-250pF At gas gain of 105 average 40fC for wires and 20fC for cathode range 150fC for 95% of the signals LEB Stockholm 2001 W.Bonivento CERN/INFN Cagliari

Readout electronics for MWPC: b) requirements High rate: dead time pulse width <50ns unipolar and tail cancellation wire signals AC coupled with RLCdec= 100s baseline shifts baseline restoration Low cross-talk : Zin< 50  LEB Stockholm 2001 W.Bonivento CERN/INFN Cagliari

CARIOCA Project overview 80k FE channels at 1Mrad dose in 10 years custom chip in radiation tolerant technology 0.25 m CMOS Final goal: differential structure Cancels 1/t tail Cancels preamp tail LEB Stockholm 2001 W.Bonivento CERN/INFN Cagliari

CARIOCA Project overview PROTOTYPE CHIPS: step by step approach 2000: positive preamp+current discriminator +LVDS 4ch (1 analog ch.) 2001: positive preamp+current discriminator +LVDS 14ch LEB Stockholm 2001 W.Bonivento CERN/INFN Cagliari

CARIOCA Project overview 2001: negative preamp 8ch analog 2001: positive preamp+shaper 4ch analog (diff. out.) 2001: positive preamp+shaper+voltage discriminator+LVDS 4ch (diff. out.) 2002: positive and negative full chain with baseline restorer (diff.out.) LEB Stockholm 2001 W.Bonivento CERN/INFN Cagliari

The positive preamplifier: a) design Current amplifier NMOS with current mode feedback; unipolar Large input transistor W/L=1600m/0.7m Id=2mA at about 20MHz, the other two at 150MHz and 300MHz Dominant pole Followed by current discriminator (presented at LEB2000 by D.Moraes and replaced by a voltage discriminator in next version) +LVDS driver LEB Stockholm 2001 W.Bonivento CERN/INFN Cagliari

The positive preamplifier: b) measurements Digital (S-curve)... ...and analog measurements Linearity Response to a delta Sensitivity: 8mV/fC (measurement) LEB Stockholm 2001 W.Bonivento CERN/INFN Cagliari

The positive preamplifier: b) measurements Response to a delta Threshold vs.Cd Noise vs. Cd ENC = 867e- + 36e-/pF Channel uniformity of noise and threshold: 7% r.m.s. Cross talk around 1% Power consumption of about 18mW per channel dominated by LVDS driver Analog measurement Digital measurement Simulation (CADENCE) calculation from noise theory LEB Stockholm 2001 W.Bonivento CERN/INFN Cagliari

The positive preamplifier: b) measurements Problems of the discriminator: 1) it does not work below 10fC (need 5fC). It was tested on a chamber prototype efficiency plateau shifted by 100V w.r.t. to our best measurement (with ASDQ chip). 2) it slows down the signal rise-time significantly (input C of discr.) Peaking time vs.Cd 7ns are expected from p.a. alone Discriminator changed in next versions of the chip LEB Stockholm 2001 W.Bonivento CERN/INFN Cagliari

The negative preamplifier: a) design N2,N3,N4 replaced by PMOS LEB Stockholm 2001 W.Bonivento CERN/INFN Cagliari

The negative and positive preamp: frequency response CADENCE simulation positive Closed loop gain 3dB level is at: 16 MHz for negative 23 MHz for positive Cdet=60pF Input impedance: below 50 LEB Stockholm 2001 W.Bonivento CERN/INFN Cagliari

The negative preamplifier: b) measurements Response to a delta Cd=15pF Cd=100pF Linearity Measurements Simulation LEB Stockholm 2001 W.Bonivento CERN/INFN Cagliari

The negative preamplifier: b) measurements Response to a delta Peaking time vs. Cd improved w.r.t first prototype Sensitivity vs. Cd Noise vs. Cd ENC= 951e- + 31e-/pF Channel uniformity of noise and threshold: 7% r.m.s. Measurements Simulation LEB Stockholm 2001 W.Bonivento CERN/INFN Cagliari

The negative preamplifier: b) measurements Response to a quasi 1/t pulse Cd=15pF Cd=100pF quasi 1/t injector LEB Stockholm 2001 W.Bonivento CERN/INFN Cagliari

W.Bonivento CERN/INFN Cagliari The shaper: a) design Folded cascode fully differential balanced (CMF) Designed for 1ns peaking time (not to add to the preamp) Dominant pole (neglecting p.z. comp) at 160MHz LEB Stockholm 2001 W.Bonivento CERN/INFN Cagliari

W.Bonivento CERN/INFN Cagliari The shaper: a) design 2-pole/zero network to compensate for the 1/t tail basic idea from R.A.Boie et al.,NIM 192(1982)365 adapted to a differential amplifier design (M.Newcomer, Penn) Cdet=60pF LEB Stockholm 2001 W.Bonivento CERN/INFN Cagliari

The shaper: b) measurements This prototype chip with the positive preamplifier Response to a delta: single ended ouptut (true output will be differential) Cd=15pF Cd=100pF LEB Stockholm 2001 W.Bonivento CERN/INFN Cagliari

The shaper: b) measurements Response to a delta: single ended output (true output will be differential). Saturation current on ( ) and off ( ) Measurements Simulation Linearity: improved with saturation current ON (changes the DC level at the drain of N0) LEB Stockholm 2001 W.Bonivento CERN/INFN Cagliari

The shaper: b) measurements Response to a delta: single ended output (true output will be differential). Saturation current on. Cd=100pF Cd=15pF LEB Stockholm 2001 W.Bonivento CERN/INFN Cagliari

The shaper: b) measurements Response to a delta: single ended output Sensitivity vs. Cd Peaking time vs. Cd. Faster than negative consistent with different bandwidth ENC= 1290e- + 40e-/pF with saturation current ON Noise vs. Cd Parallel noise term higher than preamp alone due to two preamplifiers at shaper input Measurements Simulation LEB Stockholm 2001 W.Bonivento CERN/INFN Cagliari

The shaper: b) measurements Response to a quasi 1/t pulse Cd=100pF Cd=15pF LEB Stockholm 2001 W.Bonivento CERN/INFN Cagliari

The shaper: b) measurements Response to a quasi 1/t pulse Peaking time vs. Cd Measurements Simulation Sensitivity vs. Cd Pulse width vs. Cd LEB Stockholm 2001 W.Bonivento CERN/INFN Cagliari

Conclusions and perspectives Negative preamplifier and positive preamplifier with shaper chips tested and satisfying the requirements for LHCb operation Amplifier+shaper+Voltage discriminator chip (following ATLAS MDT chip design) under test +Baseline restoration chip under design LEB Stockholm 2001 W.Bonivento CERN/INFN Cagliari

THE END