External Memory.

Slides:



Advertisements
Similar presentations
Adders Used to perform addition, subtraction, multiplication, and division (sometimes) Half-adder adds rightmost (least significant) bit Full-adder.
Advertisements

Chapter 6 I/O Systems.
Chapter 13: I/O Systems I/O Hardware Application I/O Interface
Copyright © 2003 Pearson Education, Inc. Slide 1 Computer Systems Organization & Architecture Chapters 8-12 John D. Carpinelli.
1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 4 Computing Platforms.
Processes and Operating Systems
1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 CPUs.
Chapter 5 Input/Output 5.1 Principles of I/O hardware
1 Chapter 11 I/O Management and Disk Scheduling Patricia Roy Manatee Community College, Venice, FL ©2008, Prentice Hall Operating Systems: Internals and.
Figure 12–1 Basic computer block diagram.
Secondary Storage Devices: Magnetic Disks
Chapter 4 Device Management and Disk Scheduling DEVICE MANAGEMENT Content I/O device overview I/O device overview I/O organization and architecture I/O.
I/O Organization popo.
Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.
I/O Peripherals, Buses and Data Storage Systems
Operating Systems Operating Systems - Winter 2010 Chapter 3 – Input/Output Vrije Universiteit Amsterdam.
Chapter 6 File Systems 6.1 Files 6.2 Directories
Basel-ICU-Journal Challenge18/20/ Basel-ICU-Journal Challenge8/20/2014.
1..
CONTROL VISION Set-up. Step 1 Step 2 Step 3 Step 5 Step 4.
Gursharan Singh Tatla PIN DIAGRAM OF 8086 Gursharan Singh Tatla Gursharan Singh Tatla
PSSA Preparation.
Essential Cell Biology
1  1998 Morgan Kaufmann Publishers Interfacing Processors and Peripherals.
Energy Generation in Mitochondria and Chlorplasts
CS-334: Computer Architecture
FIU Chapter 7: Input/Output Jerome Crooks Panyawat Chiamprasert
1 Lecture 2: Review of Computer Organization Operating System Spring 2007.
1 Computer System Overview OS-1 Course AA
1 CSIT431 Introduction to Operating Systems Welcome to CSIT431 Introduction to Operating Systems In this course we learn about the design and structure.
Midterm Tuesday October 23 Covers Chapters 3 through 6 - Buses, Clocks, Timing, Edge Triggering, Level Triggering - Cache Memory Systems - Internal Memory.
Chapter 7 Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats.
Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.
Chapter 7 Input/Output Luisa Botero Santiago Del Portillo Ivan Vega.
Chapter 10: Input / Output Devices Dr Mohamed Menacer Taibah University
Input/OUTPUT [I/O Module structure].
1 Computer System Overview Chapter 1. 2 n An Operating System makes the computing power available to users by controlling the hardware n Let us review.
Computer System Overview Chapter 1. Operating System Exploits the hardware resources of one or more processors Provides a set of services to system users.
MICROPROCESSOR INPUT/OUTPUT
2009 Sep 10SYSC Dept. Systems and Computer Engineering, Carleton University F09. SYSC2001-Ch7.ppt 1 Chapter 7 Input/Output 7.1 External Devices 7.2.
Dr Mohamed Menacer College of Computer Science and Engineering Taibah University CE-321: Computer.
School of Computer Science G51CSA 1 Input / Output.
Computer Architecture Lecture 2 System Buses. Program Concept Hardwired systems are inflexible General purpose hardware can do different tasks, given.
EEE440 Computer Architecture
CH10 Input/Output DDDData Transfer EEEExternal Devices IIII/O Modules PPPProgrammed I/O IIIInterrupt-Driven I/O DDDDirect Memory.
L/O/G/O Input Output Chapter 4 CS.216 Computer Architecture and Organization.
Chapter 6: Computer Components Dr Mohamed Menacer Taibah University
Dr Mohamed Menacer College of Computer Science and Engineering, Taibah University CE-321: Computer.
Lecture 1: Review of Computer Organization
Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.
IT3002 Computer Architecture
Processor Memory Processor-memory bus I/O Device Bus Adapter I/O Device I/O Device Bus Adapter I/O Device I/O Device Expansion bus I/O Bus.
Input Output Techniques Programmed Interrupt driven Direct Memory Access (DMA)
بسم الله الرحمن الرحيم MEMORY AND I/O.
Chapter 3 System Buses.  Hardwired systems are inflexible  General purpose hardware can do different tasks, given correct control signals  Instead.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
Computer Organization and Architecture + Networks Lecture 6 Input/Output.
Computer System Overview
Presentation transcript:

External Memory

Memory Hierarchy

Magnetic Disks

Magnetic Disks Each sector on a single track contains one block of data, typically 512 bytes, and represents the smallest unit that can be independently read or written. Regardless of the track, the same angle is swept out when a sector is accessed, thus the transfer time is kept constant when the motor rotating at a fixed speed. This technique is known as CAV - Constant Angular Velocity.

Magnetic Disks Seek time: the time required to move from one track to another Latency time: After the head is on the desired track, the time taken to locate to correct sector. Transfer time: Time taken to transfer one block of data.

Magnetic Disks Maximum Latency Time Average Latency Time Transfer Time After the head is on the desired track, the time taken to locate to correct sector Maximum Latency Time Average Latency Time Time taken to transfer one block of data Transfer Time

Magnetic Disks A single data block Header for MS-DOS/Windows disk

Magnetic Disks Disk interleaving

Magnetic Disks A floppy disk is rotating at 300 rpm (revolutions per minute). The disk is divided in to 12 sectors, with 40 tracks on the disk. The disk is singled sided. A block consists of a single sector on a single track. Each block contains 200 bytes. What is the disk capacity in bytes? What is the maximum and minimum latency time for this disk? What is the transfer time for a single block?

Magnetic Disks A multiplattered hard disk is divided into 40 sectors and 400 cylinders. There are four platter surfaces. The total capacity of the disk is 128 MB. A cluster consists of 4 blocks. The disk is rotating at a rate of 4800 rpm. The disk has an average seek time of 12 msec. What is the capacity of a cluster for this disk? What is the disk transfer rate in bytes per second? What is the average latency time for the disk?

Optical Disks

Optical Disks CD format designed for maximum capacity Each block the same length along the track, regardless of locations More bits per revolution at the outside of the disk than at the inside A variable speed motor is used to keep transfer rate constant The disk move slower when the outside tracks are be read Constant Linear Velocity, CLV

Optical Disks

Others Tape RAID ...

Input / Output

Overview I/O module is the third key element of a computer system. (others are ) All computer systems must have efficient means to receive input and deliver output We will look at I/O module and their interface to the system I/O mechanisms Example interfaces

I/O modules Each I/O module interfaces to the system bus and controls one or more peripheral devices. External devices are generally not connected directly to the bus structure of the computer systems - Wide variety of devices require different logic interfaces - impractical to expect the CPU to know how to control each device Mismatch of data rates Different data representation

I/O modules

I/O modules The I/O modules Not just simple mechanical connectors Contain “intelligence” - logic for performing communication functions between the peripherals and the bus. Provide standard interfaces to the CPU and the bus Tailored to specific I/O devices and their interfaces requirement Relieve CPU of the the management of I/O devices Interfaces consist of Control Status and Data signals

I/O Module Diagram Systems Bus Interface External Device Interface Data Data Register Data Device Status Lines Interface Status/Control Register Logic Control Address Input Lines External Data Output Device Data Status Logic Interface Lines Logic Control

Input Output Techniques: Programmed I/O operation in which the CPU issues the I/O command to the I/O module CPU is in direct control of the operation Sensing status, Read/write commands, Transferring data

Input Output Techniques: Programmed CPU waits until the I/O operation is completed before it can perform other tasks Completion indicated by a change in the status bits CPU must periodically poll the module to check its status bits The speed of the CPU and peripherals can differ by orders of magnitude, programmed I/O waste huge amount of CPU power Very inefficient CPU slowed to the speed of peripherals

Input Output Techniques: Programmed Programmed I/O Operation Simple to implement. Requires very little special software or hardware

Input Output Techniques: Programmed Addressing I/O Devices Under programmed I/O data transfer is very like memory access (CPU viewpoint) Each device given unique identifier CPU commands contain identifier (address)

Input Output Techniques: Programmed Memory mapped I/O Devices and memory share an address space I/O looks just like memory read/write No special commands for I/O Large selection of memory access commands available Isolated I/O Separate address spaces Need I/O or memory select lines Special commands for I/O Limited set

Input Output Techniques: Programmed

Input Output Techniques: Programmed

Interrupts Mechanism by which other modules (e.g. I/O) may interrupt normal sequence of processing Program e.g. overflow, division by zero Timer Generated by internal processor timer I/O from I/O controller Hardware failure e.g. memory parity error

Interrupt Program Flow

Interrupt Cycle Processor checks for interrupt Indicated by an interrupt signal (a control signal) If no interrupt, fetch next instruction If interrupt pending: Suspend execution of current program Save context Set PC to start address of interrupt handler routine Process interrupt Restore context and continue interrupted program

Input Output Techniques: Interrupt Driven To reduce the time spent on I/O operation, the CPU can use an interrupt-driven approach CPU issues I/O command to the module CPU continues with its other tasks while the module performs its task Module signals the CPU when the I/O operation is finished (the interrupt) CPU responds to the interrupt by executing an interrupt service routine and then continues on with its primary task CPU recognizes and responds to interrupts at the end of an instruction execution cycle A wide variety devices use interrupt for I/O

Input Output Techniques: Interrupt Driven Interrupt driven I/O operation

Input Output Techniques: Interrupt Driven CPU’s Response to an Interrupt

Input Output Techniques: Interrupt Driven Process keyboard Input

Input Output Techniques: Interrupt Driven Regulate output flow: Using a print handler interrupt

Multiple Interrupts Disable interrupts Define priorities Processor will ignore further interrupts whilst processing one interrupt Interrupts remain pending and are checked after first interrupt has been processed Interrupts handled in sequence as they occur Define priorities Low priority interrupts can be interrupted by higher priority interrupts When higher priority interrupt has been processed, processor returns to previous interrupt

Multiple Interrupts

Input Output Techniques: DMA DMA - Direct Memory Access Both programmed and interrupt driven I/O require the continue involvement of the CPU in on going I/O operation DMA take the CPU out of the task except for the initialization of the process Large amount of data can be transferred without severely impacting CPU performance

Input Output Techniques: DMA DMA operation require additional hardware - DMA Controller module DMA process CPU initializes DMA module Define read or write operation I/O device involved Start address of memory block Number of words to be transferred CPU then continues with other work In practice, DMA uses the bus when the CPU is not using it. No impact on the CPU performance

Input Output Techniques: DMA

Input Output Techniques: DMA Transfer a block of data from memory to disk