TSW54J60 and ADS54J60 Test.

Slides:



Advertisements
Similar presentations
D. Wei, Y. Huang, B. Garlepp and J. Hein
Advertisements

MB Page1Mihai Banu, July 2002 WCR #7 Nyquist rate ADC Main design motivation: Low Power Features: Pipeline arquitecture. Two interleaved ADCs with shared.
DSP Based Equalization for 40-Gbps Fiber Optic Communication Shahriar Shahramian.
AAVS receiver Federico Perini AAVP December, ASTRON, Dwingeloo.
Wireless data and power Brian McKinney Michael Vincent.
Signal Processing for Aperture Arrays. AAVS1 256 antenna elements distributed over –4 stations –64 elements each.
Benjamin Sam, Charly El-Khoury 3/18/2015
Sensor for cellular activity Supervised by : Yossi Hipsh Preformed by : Assaf Haim Ohad Fremder.
K0k0 v m (s)f out (s) f0f0 + + A VCO has a free-running frequency of 120 Mhz and sensitivity (gain) of 20 kHz/v. Assume linear operation over an input.
CBK-55F2K advanced 2k filter Advanced Filter for HFR Shooting Easy to exchange with Original filter Camera will show in the “Status” overview which filter.
High Speed Data Converter University
Using WaveVision 5 to Analyze the Low-IF Receiver Reference Design
INA826 EMI RR Testing.
1 LLRF Pre-readiness review (26th May, 2009) 27/10/2015 LLRF performance and its limitation based on KEK's experiments Shin Michizono (KEK) KEK’s LLRF.
DAC5688 EVM testing. DAC5688 EVM Equipments 2x Signal Generator with 1GHz output 1x Spectrum analyzer 3x rail power supply with 1.8V, 3.3V, and 5V 4x.
ATMEL AVR 8 bit RISC MICROCONTROLLERS a general comparison.
Technical notes about Anti aliasing differential filter- november 2014 R. Assiro - P.Creti.
6th Summer School on “ADC & DAC Metrology” PETRČESÁK Czech Technical University PhD Student Analysis of the system for dynamic ADC testing.
DAC348x + TRF3705 Filter Design and Gain Flatness Prepared by Kang Hsia 09/23/
Tests of STO IF Components S. Weinreb April 15, 2009 Two 1-2 GHz IF amplifier plates and one 5 GHz converter plate for the Texas test flight have been.
TI Confidential – NDA Restrictions DAC902 Test. TI Confidential – NDA Restrictions Test Setup: TSW1400EVM, Fs = 125MHz, offset binary, 65K samples Spectrum.
1 Noise Figure Improvement using a Front End Transformer Hooman 9/9/13.
1 System analysis of WDM optically-assisted ADC Payam Rabiei and A. F. J. Levi The University of Southern California University Park, DRB 118 Los Angeles,
Presented by Jim Seton Prepared by Jim Seton
ADS54J66EVM Test with TSW14J10EVM and ZC706
Medichats 14 October 2008 ADC bit number and input power needed, in new radio-astronomical applications View of the Medicina Radiotelescopes - Italy Eng.
Basic Analog DFM Basic Digital DFM
VLVNT08 Toulone April 2008 Low Power Multi-Dynamics Front-End Architecture for the OM of a Neutrino Underwater Telescope Domenico Lo Presti Istituto Nazionale.
TSW30SH84 Single Tone.
A Readout Electronics System for GEM Detectors
THS5671EVM Test with TSW1400EVM
ADS54J20EVM Test with TSW14J10EVM and ZC706
EXTERNAL GUIDE INTERNAL GUIDE
MTCA.4 Based Local Oscillator and Clock Generation Module for the European XFEL. Uroš Mavrič on Behalf of the MSK Group / DESY and ISE / Technical University.
DAC38J84 EVM Quick Start Guide
DAC38J84 EVM Quick Start Guide
ADC32RF45EVM Test with TSW14J10EVM and ZC706
HARMONICS AND FILTERS.
ADC12J4000, TSW14J10, VC707 Testing.
Device noise Capacitors do not generate noise
ADC32RF45 with KCU105 Internal Clock GHz.
Created by Art Kay, Luis Chioye Presented by Peggy Liska
DAC3282 Setup.
ADC32RF45EVM Test with TSW14J10EVM and ZC706
Mixing Trial 1: 300 MHz “baseband” tone (from TSW14J56) + 1 MHz Carrier (DAC38RF82EVM) DAC GUI Mixer Settings: 1 MHz NCO Mixer Frequency, PathAB.
DAC38J84 EVM LMK04828 Dual Nested 0 Delay PLL Setting
Distortion Analysis XIN(t) XOUT(t) Nonlinear System If.
ADC32RF45 Testing.
TSW30SH84EVM Changing Data Rate with GUI
DAC3484 Test.
Quiz: Fast Fourier Transforms (FFTs) and Windowing TIPL 4302 TI Precision Labs – ADCs Created by Art Kay.
ADC12J4000 testing with KC705 Oct, 2014.
ADS54J60EVM, TSW14J10EVM and KC705 Test
DAC38J84 EVM Quick Start Guide
DAC38RF82 Test.
ADC12J4000, TSW14J10, VC707 Dec 10x.
DAC3482 Test.
ADS54J60 with DMT signal 18th April 2016.
ADS54J66 Test.
ADC12DJ3200 Testing.
Setup for EVM Provide 8MHz 12dBm to CLK_IN SMA.
DAC38J82 EVM Quick Start Guide
DAC37J82EVM, TSW14J10EVM, KC705.
ADC12DJ3200 Testing with KCU105 (JMODE0)
DAC38RF84 Test.
10k 20k Vin Vout H3 What is the gain?
Undulator Cavity BPM Status
Timing Analysis ECE 448 Lecture 14
ADC12J4000, TSW14J10, KC105, Dec 4x.
ADS54J60 Test.
Presentation transcript:

TSW54J60 and ADS54J60 Test

TSW54J60 Test Setup: Single tone is given as input to the device. Test conditions: Fs = 983.04Msps LMK Clk Fin =10MHz, no filter Mode = 8224

Fin = 10MHz, no filter, @ 0dBm, CHB, LMH6401 Gain = 0x0B

Fin = 10MHz, no filter, @ 0dBm, CHB, LMH6401 Gain = 0x0B

Fin = 10MHz, no filter, @ 0dBm, CHB, LMH6401 Gain = 0x0B, ADC Dig Gain = 0xB0

Fin = 10MHz, no filter, @ 0dBm, CHB, LMH6401 Gain = 0x0B, ADC Dig Gain = 0xB0

ADS54J60EVM

Fin = 10MHz, no filter, @ 11dBm, CHA

Fin = 10MHz, no filter, @ 11dBm, CHA

Fin = 10MHz, no filter, @ 13dBm, CHA

Fin = 10MHz, no filter, @ 13dBm, CHA

Fin = 10MHz, no filter, @ 13dBm, CHA, Dig Gain = 0xB0

Fin = 10MHz, no filter, @ 13dBm, CHA, Dig Gain = 0xB0