Fiber Based Synchronous Timing System

Slides:



Advertisements
Similar presentations
01/11/2002SNS Software Final Design Review1 V123S Event Link Encoder, Transmission System and PLL Receiver Thomas M. Kerner (BNL) SNS Global Controls.
Advertisements

256 channel data acquisition system for VISTA focal plane to readout sixteen 2k x 2k Raytheon VIRGO detectors Largest ever such system Leander H. Mehrgan.
ESODAC Study for a new ESO Detector Array Controller.
Author George Peck EVLA Hardware Monitor and Control PDR March 13, APPLICATIONS AND DEVICE INTERFACE ISSUES.
G D The Initial LIGO Timing System Nearly Fatally Flawed CDS Meeting, January 30, 2008 Daniel Sigg, LIGO Hanford Observatory.
Project Status Group B-4 This presentation will probably involve audience discussion, which will create action items. Use PowerPoint to keep track of these.
Combining Informal and Tangible Interfaces for Early Stages of Web Site Design Raecine Sapien Mentor: Mark Newman Professor: Dr. James Landay This presentation.
EE 296 TEAM “DA KINE” MICROMOUSE PROJECT PROPOSAL Team members: Software Group - Henry, James Roles : tracking, mapping, guidance, interface Hardware Group.
Hospital Management System A complete solution for Hospital Services and Activity This presentation will probably involve audience discussion, which will.
MEDIEVAL UNIT This presentation will probably involve audience discussion, which will create action items. Use PowerPoint to keep track of these action.
Interstate 435 and Front Street Interchange Improvements This presentation will probably involve audience discussion, which will create action items. Use.
Ecuador National Executive Committee INTERNATIONAL YEAR OF VOLUNTEERS 2001 IN ECUADOR "NATIONAL EXECUTIVE COMMITTEE" This presentation will probably involve.
TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.
Computer Science Program Center for Entrepreneurship and Information Technology, Louisiana Tech University This presentation will probably involve audience.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
G D Electronics Infrastructure for advanced LIGO LSC Meeting, Boston, July 25, 2007 Daniel Sigg, LIGO Hanford Observatory.
SNS Integrated Control System SNS Timing Master LA-UR Eric Bjorklund.
Single Board Controller Comments Roger Smith Caltech
Mid Term Report Integrated Framework, Visualization and Analysis of Platforms This presentation will probably involve audience discussion, which will create.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
CPT Week, April 2001Darin Acosta1 Status of the Next Generation CSC Track-Finder D.Acosta University of Florida.
Hall D Online Meeting 27 June 2008 Fast Electronics R. Chris Cuevas Jefferson Lab Experimental Nuclear Physics Division 12 GeV Trigger System Status Update.
Updated HBD FEM Diagram Clock Master Clock fanoutADC Optical out Backplane Crate GTM/Ethernet New Daughter card + DCM Test pulse.
SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.
GRID Event display for the HRD D. Protopopescu University of Glasgow, U.K. DESY, Hamburg, May 2005 This presentation will probably involve audience discussion,
G D The LIGO Timing System LSC Seminar, May 23, 2003 Daniel Sigg.
CSC 532 Term Paper Topic decision: 10/10/02 This presentation will probably involve audience discussion, which will create action items. Use PowerPoint.
Final Presentation DigiSat Reliable Computer – Multiprocessor Control System, Part B. Niv Best, Shai Israeli Instructor: Oren Kerem, (Isaschar Walter)
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
THE BOOK BANK MAKERERE UNIVERSITY LIBRARY This presentation will probably involve audience discussion, which will create action items. Use PowerPoint to.
How abstract components are returned when schema.getElementDeclarations() is called – an animation in 3 slides -- schemas that use and July 26, :00pm.
Bridge WG Status Report David Harrington Dan Romascanu This presentation will probably involve audience discussion, which will create action items. Use.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
Electronic Engineering Dept.1 Final Year Project - Progress Presentation Wifi Controlled Robotics Mark Heneghan This presentation will probably involve.
Project Status [Project Name] [Presenter Name] This presentation will probably involve audience discussion, which will create action items. Use PowerPoint.
LIGO-G9900XX-00-M LIGO II1 Why are we here and what are we trying to accomplish? The existing system of cross connects based on terminal blocks and discrete.
PHENIX Safety Review Overview of the PHENIX Hadron Blind Detector Craig Woody BNL September 15, 2005.
Backplanes for Analog Modular Cameras EVO meeting. March 14 th,
The Clock Distribution inside the CTA Camera Axel Kretzschmann, DESY Zeuthen,
Barcelona Group Clermont Ferrand 11/12/2003 FunctionsFunctions Boards location and distributionBoards location and distribution CB block diagram CB block.
Krzysztof Czuba, ISE, Warsaw ATCA - LLRF project review, DESY, Dec , XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Master Oscillator.
Beam Wire Scanner (BWS) serial link requirements and architecture
Lesson 7: Preparing the Slide Show
SNS Status Report Karen S. White 10/15/08.
Continuous Random Variables
A New Clock Distribution/Topology Processor Module for KOTO (CDT)
Beam Sync Output - fiber, one microsecond pulse of Beam Sync Input
Electronics requirements for special diagnostics for the XFEL
Einstein’s Special and General Theories of Relativity.
Final Project Presentation
Martha Grabowski LeMoyne College
واشوقاه إلى رمضان مرحباً رمضان
Evaluation of Data Fusion Methods Using Kalman Filtering and TBM
Continuous Random Variables
IEEE Rail Transit Vehicle Interface Standards Committee
Test Flow: Acceptance & defect criteria The First half RUP summary
Final Presentation Wireless mouse over BLUETOOTH By: David Gabay
Project - Execution stage
BOC1 Run Thru: Agenda 14h30 Start CB Local Meeting 16h00 Break for Tea
Brandywine Communications 2018 Sales Meeting Cody WY May 15/
The New Trigger/GPS Module for the EEE Project
Reference Counted Touchables Design
RPC Front End Electronics
CBT Management and Process
RPC Electronics Overall system diagram Current status At detector
Digitally subtracted pulse between
Presenting Project Status
Integrated Cryptographic Network Interface Controller
Presentation transcript:

Fiber Based Synchronous Timing System This presentation will probably involve audience discussion, which will create action items. Use PowerPoint to keep track of these action items during your presentation In Slide Show, click on the right mouse button Select “Meeting Minder” Select the “Action Items” tab Type in action items as they come up Click OK to dismiss this box This will automatically create an Action Item slide at the end of your presentation with your points entered. Fiber Based Synchronous Timing System Joshua R. Myers 12/27/2018 G050227

State of the Existing System Timing jitter from ISC fanout ( 2 pin LEMO fanout) and Variable Delay Timing Module < 50ps GPS Clock Driver board similar in complexity to previous two boards, expect similar results Absolute error in GPS clock is ±155 ns1 Overall performance isn’t that bad 1) T010034-00D, Timing system test at the second engineering run (E2) at LHO 12/27/2018 G050227

State of the Existing System, Cont. Some problems with existing system Timing glitches cause channel hopping, etc. Locked into using Brandywine GPS receiver Lack of realtime diagnostics to monitor status No active diagnostics comparing building synchronization 12/27/2018 G050227

Long Term Goals Should be at least as good as current system Absolute error < ± 155 ns Additional jitter < 50 ps Goals from Daniel’s proposal Provide a time stamp aligned with UTC to within better than 1us Provide a means to synchronize the front-end ADCs and DACs in hardware Provide a reliable link to distribute the timing signal from a single source Provide the capability to use commercial GPS units or an atomic clock as the timing standard Provide diagnostics to monitor the status of the timing system Not enough time to implement it all before S5 12/27/2018 G050227

Major Goals of this System Maintain accuracy of the current system Improve synchronization between corner station and outbuildings Provide a reliable link to distribute the timing signal Eliminate potential ground loop problems Capability to use any 1PPS signal as source Frees us from the Brandywine GPS receiver More diagnostics 12/27/2018 G050227

Block Diagram 12/27/2018 G050227

Schedule 12/27/2018 G050227

Costs Single Mode System SM & MM Based System Master Prototype $1,671.00 Fanout Prototype $3,775.00 $3,135.00 Slave Prototype $2,071.00 $1,911.00 Master $4,157.00 Fanout $24,375.00 $21,634.00 Slave $27,210.00 $22,410.00 Grand Total $63,259.00 $54,918.00 12/27/2018 G050227

Costs Examined SM fiberoptic transceivers account for 44.3% of the total cost of the SM system (~$28,000.00) Same SM transceivers account for 25.1% of mixed system budget (~$13,800.00), still a significant portion Transceivers are interchangeable, can easily convert SM to MM and back Does not include ~$2000 for fiber 12/27/2018 G050227

Left to do Decide on final form factor SM vs. SM/MM implementation VME for all cards? Dedicated crate in aux rack Never needs to be powered down Possibly EMI interference with master Will have EMI shield Master in dedicated 1U chassis Needs own supply Complicates the interface, can’t use VME backplane Uses up more vertical rack space in addition to needed VME crate SM vs. SM/MM implementation 12/27/2018 G050227

Left to do, continued What diagnostics to add? Slaves will have signal detect and 1PPS Should probably have synch detect Will report errors in 1PPS Slave board nearly complete Needs VME interface What address and data sizes to use? Copy existing system of A16/D32 on other boards? 12/27/2018 G050227-00-D