NetSilicon & Digi Confidential

Slides:



Advertisements
Similar presentations
68HC11 Polling and Interrupts
Advertisements

1 OS Structure, Processes & Process Management. 2 Recap OS functions  Coordinator  Protection  Communication  Resource management  Service provider.
ECE 372 – Microcontroller Design Parallel IO Ports - Interrupts
PC To GT Program Load Shachar Rosenberg Alex Normatov Technion - Digital Lab.
OUTLINE WHAT ? HOW ? WHY ? BLUEPOST Poster and Message Content Specified by the User Displaying the Poster Content on a Monitor Sending Messages to.
70-290: MCSE Guide to Managing a Microsoft Windows Server 2003 Environment Chapter 2: Managing Hardware Devices.
Timers and Interrupts Shivendu Bhushan Summer Camp ‘13.
CCNA 2 v3.1 Module 2.
Synthesis of OR 1200 Peripherals Elena Weinberg ECE 6502.
The 8051 Microcontroller and Embedded Systems
INTERRUPTS PROGRAMMING
NS Training Hardware. System Controller Module.
3-1 System peripherals & Bus Structure Memory map of the LPC2300 device is one contiguous 32-bit address range. However, the device itself is made up of.
ECE 265 – LECTURE 12 The Hardware Interface 8/22/ ECE265.
NET+OS 6.1 Training. BSP NET+OS 6.1 BSP Initialization Memory map New features Debugging Porting Issues.
Khaled A. Al-Utaibi  Intel Peripheral Controller Chips  Basic Description of the 8255  Pin Configuration of the 8255  Block Diagram.
Stanford Linear Accelerator Center PowerPC and VXI Kinetic Systems V152 Embedded PowerPC Slot-0 Controller.
Renesas Electronics Europe GmbH A © 2010 Renesas Electronics Corporation. All rights reserved. RL78 Clock Generator.
LPC2148 Programming Using BLUEBOARD
Clock Options and Sleep Modes. Clock Sources Flash Fuse bits can be programmed to choose one of the following Clock sources: 1. External RC Osc. f = 1/(3RC).
1-1 Embedded Network Interface (ENI) API Concepts Shared RAM vs. FIFO modes ENI API’s.
Ethernet Driver Changes for NET+OS V5.1. Design Changes Resides in bsp\devices\ethernet directory. Source code broken into more C files. Native driver.
Interrupts, Buses Chapter 6.2.5, Introduction to Interrupts Interrupts are a mechanism by which other modules (e.g. I/O) may interrupt normal.
Low Power Modes MTT48 V LOW POWER OPERATION.
ATtiny23131 A SEMINAR ON AVR MICROCONTROLLER ATtiny2313.
1 ARM University Program Copyright © ARM Ltd 2013 Using Direct Memory Access to Improve Performance.
Conclusion Speech. Content Organization Pronunciation Handwriting.
DSP C5000 Chapter 10 Understanding and Programming the Host Port Interface (EHPI) Copyright © 2003 Texas Instruments. All rights reserved.
CS-280 Dr. Mark L. Hornick 1 Sequential Execution Normally, CPU sequentially executes instructions in a program Subroutine calls are synchronous to the.
The 8051 Microcontroller Chapter 6 INTERRUPTS. 2/29 Interrupt is the occurrence of a condition an event that causes a temporary suspension of a program.
Renesas Electronics Europe GmbH A © 2010 Renesas Electronics Corporation. All rights reserved. RL78 AD converter.
Chapter 10 Interrupts. Basic Concepts in Interrupts  An interrupt is a communication process set up in a microprocessor or microcontroller in which:
Lizard Labs Peripheral Reflex System
16F877A.
Chapter Objectives In this chapter, you will learn:
Connecting an Enterprise Network to an ISP Network
Lecture 2 Interrupts.
HCS12 Exceptions Maskable Interrupts
Wireless Communication and Networks
ECE 3430 – Intro to Microcomputer Systems
68HC11 Interrupts & Resets.
Power Management and Sleep Modes
Mon. Oct 2 Announcements Quiz Postponed to Wednesday – still only on 2.a + 2.b Video lecture for 2.a posted Lab 6 experiment extension You must come to.
Power Management and Sleep Modes
UNIT – Microcontroller.
Unit - 1 Interrupts M.Brindha AP/EIE
NS Training Hardware.
BVM Engineering College Electrical Engineering Department : Microprocessor and Microcontroller Interfacing Interrupts of 8051 Prepared by:
Interrupt Source: under
Computer System Overview
Dr. Michael Nasief Lecture 2
8085 Interrupts.
CS703 - Advanced Operating Systems
Subject Name: Microcontroller Subject Code: 10ES42
Interrupt.
NetSilicon & Digi Confidential
AT91RM9200 Boot strategies This training module describes the boot strategies on the AT91RM9200 including the internal Boot ROM and the U-Boot program.
Interrupts Interrupt is a process where an external device can get the attention of the microprocessor. The process starts from the I/O device The process.
Module 2: Computer-System Structures
CPE 323 Introduction to Embedded Computer Systems: DMA Controller
COMPUTER PERIPHERALS AND INTERFACES
AVR – ATmega103(ATMEL) Architecture & Summary
8051 Micro Controller.
Module 2: Computer-System Structures
Lecture9: Embedded Network Operating System: cisco IOS
NS Training Hardware.
Serial Communication 19th Han Seung Uk.
Module 2: Computer-System Structures
Module 2: Computer-System Structures
Lecture9: Embedded Network Operating System: cisco IOS
Presentation transcript:

NetSilicon & Digi Confidential NET+OS 6.1 Training 12/29/2018 NetSilicon & Digi Confidential

NetSilicon & Digi Confidential Power Save Driver 12/29/2018 NetSilicon & Digi Confidential

NetSilicon & Digi Confidential Power Save API H/W Features H/W Limitations Preparing for power down API Functions 12/29/2018 NetSilicon & Digi Confidential

Power Save H/W Features Lowers power consumption during idle periods by shutting down modules in the chip, including the CPU. Listens for a predefined trigger that causes the system to wake up. 12/29/2018 NetSilicon & Digi Confidential

NetSilicon & Digi Confidential Reset Triggers BBUS Aggregate Interrupt. Predefined serial data is received on port B. I2C Interrupt. Ethernet packet is received. PCI module generates interrupt 3. 12/29/2018 NetSilicon & Digi Confidential

Power Save H/W Limitations Chip wakes up by doing a hard reset. All memory and state information is lost. The trigger that caused the system to wake up is lost (Ethernet packet for example). Cannot be used with the software watchdog. 12/29/2018 NetSilicon & Digi Confidential

Preparing for Power Down Some modules need to shut down gracefully (close TCP connections for example) before the system is powered down. Some drivers for external devices may need to power down their devices. NAPDRegister() registers functions that are called just before the system is powered down. Priority level for each function is specified and functions are executed in priority order. Ensures services required by a shutdown routine will be available. 12/29/2018 NetSilicon & Digi Confidential

NetSilicon & Digi Confidential Serial Trigger Serial Port B can be monitored when powered down. First word received on port B is examined. Everything else received on port B is discarded. Word may contain between 1 and 4 bytes. 12/29/2018 NetSilicon & Digi Confidential

NetSilicon & Digi Confidential Serial Trigger Software loads ARM Wakeup register with data to match port B data against before powering down system. All valid bytes in first word from port B are compared against corresponding bytes in the ARM Wakeup register. System is reset if all valid bytes match. Use NAPDSetSerialWakeupData() to load the ARM Wakeup register. 12/29/2018 NetSilicon & Digi Confidential

NetSilicon & Digi Confidential Other Wake up Triggers Application software must set up H/W to support other triggers. For example, serial port must be correctly programmed for baud rate, data word size, etc. Ethernet H/W should probably be configured to reject broadcasts if Ethernet trigger is to be used. 12/29/2018 NetSilicon & Digi Confidential

NetSilicon & Digi Confidential Powering Down Call NAPDSleep() to power down the system. Assert() generated if watchdog timer is enabled. Calls functions previously registered with NAPDRegister() in priority order. Powers down modules not required by selected triggers. Arms the triggers. Powers down CPU and memory controller. 12/29/2018 NetSilicon & Digi Confidential

NetSilicon & Digi Confidential API Summary NAPDRegister(): Register a function to be called before the system powers down. Functions are prioritized. NAPDSetSerialWakeupData(): Sets data to be compared against first word received from serial port B. NAPDSleep(): Powers down the chip. 12/29/2018 NetSilicon & Digi Confidential