IUPUI MURI SCHOOL OF ENGINEERING AND TECHNOLOGY

Slides:



Advertisements
Similar presentations
VHDL Design of Multifunctional RISC Processor on FPGA
Advertisements

Yaron Doweck Yael Einziger Supervisor: Mike Sumszyk Spring 2011 Semester Project.
A Dynamic World, what can Grids do for Multi-Core computing? Daniel Goodman, Anne Trefethen and Douglas Creager
Multithreaded FPGA Acceleration of DNA Sequence Mapping Edward Fernandez, Walid Najjar, Stefano Lonardi, Jason Villarreal UC Riverside, Department of Computer.
ALICE Trigger System Features Overall layout Central Trigger Processor Local Trigger Unit Software Current status On behalf of ALICE collaboration:D. Evans,
A many-core GPU architecture.. Price, performance, and evolution.
Revisiting a slide from the syllabus: CS 525 will cover Parallel and distributed computing architectures – Shared memory processors – Distributed memory.
FPGA BASED IMAGE PROCESSING Texas A&M University / Prairie View A&M University Over the past few decades, the improvements from machine language to objected.
Optimization Of Power Consumption For An ARM7- BASED Multimedia Handheld Device Hoseok Chang; Wonchul Lee; Wonyong Sung Circuits and Systems, ISCAS.
1 Fast Communication for Multi – Core SOPC Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab.
1 DSP Implementation on FPGA Ahmed Elhossini ENGG*6090 : Reconfigurable Computing Systems Winter 2006.
GPGPU platforms GP - General Purpose computation using GPU
/ 6.338: Parallel Computing Project FinalReport Parallelization of Matrix Multiply: A Look At How Differing Algorithmic Approaches and CPU Hardware.
Computerized Train Control System by: Shawn Lord Christian Thompson.
Computers: Software Patrice Koehl Computer Science UC Davis.
October 26, 2006 Parallel Image Processing Programming and Architecture IST PhD Lunch Seminar Wouter Caarls Quantitative Imaging Group.
Performance Tuning on Multicore Systems for Feature Matching within Image Collections Xiaoxin Tang*, Steven Mills, David Eyers, Zhiyi Huang, Kai-Cheung.
COMPUTER SCIENCE &ENGINEERING Compiled code acceleration on FPGAs W. Najjar, B.Buyukkurt, Z.Guo, J. Villareal, J. Cortes, A. Mitra Computer Science & Engineering.
1 of 23 Fouts MAPLD 2005/C117 Synthesis of False Target Radar Images Using a Reconfigurable Computer Dr. Douglas J. Fouts LT Kendrick R. Macklin Daniel.
InCoB August 30, HKUST “Speedup Bioinformatics Applications on Multicore- based Processor using Vectorizing & Multithreading Strategies” King.
(1) Scheduling for Multithreaded Chip Multiprocessors (Multithreaded CMPs)
FPGA (Field Programmable Gate Array): CLBs, Slices, and LUTs Each configurable logic block (CLB) in Spartan-6 FPGAs consists of two slices, arranged side-by-side.
VHDL Project Specification Naser Mohammadzadeh. Schedule  due date: Tir 18 th 2.
Conclusions and Future Considerations: Parallel processing of raster functions were 3-22 times faster than ArcGIS depending on file size. Also, processing.
Towards the Design of Heterogeneous Real-Time Multicore System m Yumiko Kimezawa February 1, 20131MT2012.
MACCE and Real-Time Schedulers Steve Roberts EEL 6897.
Performance Prediction for Random Write Reductions: A Case Study in Modelling Shared Memory Programs Ruoming Jin Gagan Agrawal Department of Computer and.
Outline  Over view  Design  Performance  Advantages and disadvantages  Examples  Conclusion  Bibliography.
An Overview of LabVIEW by: The Software User-Interface Group!
Algorithm and Programming Considerations for Embedded Reconfigurable Computers Russell Duren, Associate Professor Engineering And Computer Science Baylor.
Sub-Nyquist Sampling Algorithm Implementation on Flex Rio
Introduction What is GPU? It is a processor optimized for 2D/3D graphics, video, visual computing, and display. It is highly parallel, highly multithreaded.
Overview Real World NP-hard problems, such as fluid dynamics, calcium cell signaling, and stomata networks in plant leaves involve extensive computation.
Graphical Design Environment for a Reconfigurable Processor IAmE Abstract The Field Programmable Processor Array (FPPA) is a new reconfigurable architecture.
NA-MIC National Alliance for Medical Image Computing Core 1b – Engineering Computational Platform Jim Miller GE Research.
Arvutitehnika instituut ati.ttu.ee Department of Computer Engineering ati.ttu.ee.
Paris RTC Workshop INSTITUTO DE ASTROFÍSICA DE CANARIAS Luis Fernando Rodríguez Ramos Instituto de Astrofísica de Canarias Real-time control with FPGA,
Ch 1 - Introduction to Computers and Programming Hardware Terminology Main Memory Auxiliary Memory Drives Writing Algorithms Using Pseudocode Programming.
A New Class of High Performance FFTs Dr. J. Greg Nash Centar ( High Performance Embedded Computing (HPEC) Workshop.
Performed by: Yotam Platner & Merav Natanson Instructor: Guy Revach המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון.
1 A simple parallel algorithm Adding n numbers in parallel.
Accelerating K-Means Clustering with Parallel Implementations and GPU Computing Janki Bhimani Miriam Leeser Ningfang Mi
Implementing RISC Multi Core Processor Using HLS Language - BLUESPEC Liam Wigdor Instructor Mony Orbach Shirel Josef Semesterial Winter 2013.
SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.
Computer Engg, IIT(BHU)
Programmable Logic Devices
16-bit barrel shifter A Mini Project Report
Hiba Tariq School of Engineering
Done By: Ashlee Lizarraga Ricky Usher Jacinto Roches Eli Gomez
Dynamic management of segmented structures in 3D Slicer
School of Engineering University of Guelph
IM.Grid: A Grid Computing Solution for image processing
Chapter No. : 1 Introduction to Java.
Introduction to Programmable Logic
Constructing a system with multiple computers or processors
Phnom Penh International University (PPIU)
Many-core Software Development Platforms
Implementation of IDEA on a Reconfigurable Computer
RECONFIGURABLE PROCESSING AND AVIONICS SYSTEMS
Constructing a system with multiple computers or processors
Constructing a system with multiple computers or processors
ECE 477 Final Presentation Team 2 Spring 2012
Constructing a system with multiple computers or processors
Chapter 1 Introduction.
1.1 The Characteristics of Contemporary Processors, Input, Output and Storage Devices Types of Processors.
Computer Evolution and Performance
ECE 545 Remaining Tasks.
Chapter 17 Looking “Under the Hood”
Scientific Visualization
♪ Embedded System Design: Synthesizing Music Using Programmable Logic
Presentation transcript:

IUPUI MURI SCHOOL OF ENGINEERING AND TECHNOLOGY VLSI CIRCUIT DESIGN TO IMPROVE THROUGHPUT OF MULTI-DIMENTIONAL MEDICAL IMAGE SEGMENTATION Shadi Afsharnezhad, Christopher A. Green, Hillary Groff, Yan Sun and Ishita Verma (Lauren Christopher Ph.D. and Evan Morris Ph.D.) A PURDUE UNIVERSITY SCHOOL Indianapolis Multidisciplinary Undergraduate Research Institute Abstract 3D Slicer Image VLSI Block Diagram Medical imaging technology is a valuable asset for healthcare providers in diagnosis and treatment of patients. Segmentation algorithms are key to visualization of volume and time data, and can estimate signals in the presence of random noise, as in PET brain activation images. The goals of this study are to analyze and improve the performance of the EM/MPM iterative segmentation algorithm in both software and hardware, and to improve the brain PET visualization. To improve the interface for the algorithm a graphical user interface was designed. To assess the software algorithm speed we first tested multiple platforms, processors and memory configurations. Samples of one hundred images or “slices”, with a size of approximately 300 KB each, were input to the single-threaded algorithm. The fastest program completion was 2 hours on a 2GHz Intel quad-core personal computer. A parallel or multithreaded algorithm can take advantage of multiple processor systems and increase the execution speed by greater than 10 times. The algorithm is also designed in VHDL hardware language for use in a Xilinx FPGA and can increase throughput by greater than 100 times (from Master’s student work). The test benches in VHDL were written for each block to verify speed improvement. We next apply the algorithm to a new type of functional image, derived from dynamic PET image data, to improve visualization. To do this we use segmentation as a clustering over image volume and peak activation time information. The results are viewed in 3D volume for clustered time data. The data are also shown as a movie, with the PET overlaid on MRI, showing activation over time. A key challenge of combining these data in MATLAB was to format the two image modes with similar arrays and similar scaling. Single-Threaded Algorithm Runtime Graphical User Interface PET Visualization PROBLEM: Give spatial context to derived image. DATA: PET images were acquired with the tracer [11C]raclopride. After kinetic modeling, an image of dopamine activity was produced. PROCESSING: To combine the images they were (i) converted from a struct array to an array using analyze75reader in Matlab. (ii) The PET image was scaled much larger than the dopamine PET image. The PET image was multiplied by 19,286 to allow both images to be seen when combined. (iii) Each image (array) was multiplied by .5 and added together. (iv) The HSV color table was applied. The imshow command displays the combined image. Original PET image Modeled image (Dopamine activity) Combined Images