University of Gujrat Department of Computer Science

Slides:



Advertisements
Similar presentations
Block Diagram of Intel 8086 Engr.M.Zakir Shaikh
Advertisements

Registers of the 8086/ /2002 JNM.
Parul Polytechnic Institute Subject Code : Name Of Subject : Microprocessor and assembly language programming Name of Unit : Introduction to Microprossor.
Introduction to 8086 Microprocessor
SOFTWARE ARCHITECTURE OF THE 8088 AND 8086 MICROPROCESSORS
ARITHMETIC, LOGIC INSTRUCTIONS, AND PROGRAMS
Princess Sumaya Univ. Computer Engineering Dept. د. بســام كحـالــه Dr. Bassam Kahhaleh.
Princess Sumaya University
ICS312 Set 3 Pentium Registers. Intel 8086 Family of Microprocessors All of the Intel chips from the 8086 to the latest pentium, have similar architectures.
Ch. 5 from Yu & Marut. Registers 14(16-bit) registers: 1.Data reg. – to hold data for an op. 2.Address reg – to hold addr of an instruction or data.
Gursharan Singh Tatla Block Diagram of Intel 8086 Gursharan Singh Tatla 19-Apr-17.
Unit-1 PREPARED BY: PROF. HARISH I RATHOD COMPUTER ENGINEERING DEPARTMENT GUJARAT POWER ENGINEERING & RESEARCH INSTITUTE Advance Processor.
The 8086 Microprocessor The 8086, announced in 1978, was the first 16-bit microprocessor introduced by Intel Corporation 8086 is 16-bit MPU. Externally.
An Introduction to 8086 Microprocessor.
DEPARTMENT OF COMPUTER SCIENCE & TECHNOLOGY FACULTY OF SCIENCE & TECHNOLOGY UNIVERSITY OF UWA WELLASSA 1 Microprocessor Architecture.
Electrical Engineering Department Engineering College Prince Sattam bin Abdul Aziz University Text Book: - Triebel and Singh, "The 8088 and 8086 Microprocessors",
1 Fundamental of Computer Suthida Chaichomchuen : SCC
MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR1 Addressing Mode.
Types of Registers (8086 Microprocessor Based)
LAB Flag Bits and Register
Lecture 4 ( Assembly Language).
Microprocessors Monday, Apr. 13 Dr. Asmaa Farouk Faculty of Engineering, Electrical Department, Assiut University.
Arithmetic Flags and Instructions
Microprocessor. Interrupts The processor has 5 interrupts. CALL instruction (3 byte instruction). The processor calls the subroutine, address of which.
Computers organization & Assembly Language Chapter 1 THE 80x86 MICROPROCESSOR.
3.4 Addressing modes Specify the operand to be used. To generate an address, a segment register is used also. Immediate addressing: the operand is a number.
Computer Architecture Lecture 4 by Engineer A. Lecturer Aymen Hasan AlAwady 17/11/2013 University of Kufa - Informatics Center for Research and Rehabilitation.
Microprocessor MA Rahim Khan Computer Engineering and Networks Department.
6-4 CPU-Registers, effective address General registers vs Segment registers Computer Studies (AL)
Introduction to Microprocessors Chapter 3. Programming Model (8086)  Shows the various internal registers that are accessible to the programmer.
Introduction to Computer Organization and Assembly Language
INTRODUCTION TO INTEL X-86 FAMILY
Information Security - 2. Other Registers EFLAGS – 32 Bit Register CFPFAFZFSFTFIFDFOFIO PL IO PL NTRFVM Bits 1,3,5,15,22-31 are RESERVED. 18: AC, 19:VIF,
Intel 8086 MICROPROCESSOR ARCHITECTURE
Chapter 12 Processor Structure and Function. Central Processing Unit CPU architecture, Register organization, Instruction formats and addressing modes(Intel.
An Introduction to 8086 Microprocessor.
UNIT Architecture M.Brindha AP/EIE
Introduction to 8086 Microprocessor
8086 Microprocessor.
ICS312 SET 7 Flags.
Intel 8086 MICROPROCESSOR Architecture.
The FLAGS Register An x bit means an unidentified value 9/12/2018
Morgan Kaufmann Publishers Computer Organization and Assembly Language
Microprocessor and Assembly Language
Basic Microprocessor Architecture
More on logical instruction and
University of Gujrat Department of Computer Science
Intel 8088 (8086) Microprocessor Structure
..
CS-401 Assembly Language Programming
COMP3221: Microprocessors and Embedded Systems
COAL Chapter 1,2,3.
Lecture 4 ( Assembly Language).
Flags Register & Jump Instruction
Microprocessor & Assembly Language
Intel 8088 (8086) Microprocessor Structure
CS-401 Computer Architecture & Assembly Language Programming
CS 301 Fall 2002 Computer Organization
8085 MICROPROCESSOR 8085 CPU Registers and Status Flags S Z AC P C A B
Shift & Rotate Instructions)
CNET 315 Microprocessor & Assembly Language
University of Gujrat Department of Computer Science
Computer Architecture CST 250
Flags Carry flag Overflow Parity flag Direction Interrupt enable
Computer Architecture and System Programming Laboratory
Chapter 8: Instruction Set 8086 CPU Architecture
8086 microprocessior PIN OUT DIAGRAM OF  Power supply and frequency signals  It uses 5V DC supply at V CC pin 40, and uses ground at V SS pin.
Part I Data Representation and 8086 Microprocessors
Ch. 5 – Intel 8086 – study details from Yu & Marut
Part IV The FLAGS Register
Presentation transcript:

University of Gujrat Department of Computer Science Course Code : CS-252 Computer Organization and Assembly Language Lecture #5 Registers - Flags University of Gujrat

Flags Register A special register with individual bit positions that indicate the status of the microprocessor. University of Gujrat

Flags Register - - - - OF DF IF TF SF ZF - AF - PF - CF 15 - - - - OF DF IF TF SF ZF - AF - PF - CF CF = Carry Flag SF = Sign Flag PF = Parity Flag TF = Trap Flag AF = Auxiliary Carry Flag IF = Interrupt Flag ZF = Zero Flag DF = Direction Flag OF = Overflow Flag University of Gujrat

Status Flags Carry Flag (CF) Set if the result of an unsigned operation is too big to fit into the destination. 1 = carry, 0 = no carry. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 + 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 16 – bit Accumulator Carry Flag = CF University of Gujrat

Status Flags Overflow Flag (OF) Set if the result of a signed operation is too wide to fit into the destination. 1 = overflow, 0 = no overflow. 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 + Result of addition of 2 positive numbers cannot be negative! 1 Overflow flag = OF University of Gujrat

Carry out from bit 3 on addition Status Flags Auxiliary Carry Flag (AF) Set when an operation causes a carry from bit 3 to bit 4 or a borrow from bit 4 to bit 3. 1= carry, 0 = no carry. 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 + 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 1 1 1 Carry out from bit 3 on addition 1 Auxiliary Carry Flag = AF University of Gujrat

Status Flags Zero Flag (ZF) Set when the result of an arithmetic operation is zero. 1 = zero, 0 = not zero. 1 Result Zero Flag =ZF 1 University of Gujrat

Status Flags Parity Flag (PF) 1 Result If lower byte of the result contains even number of 1’s, the Parity Flag is set and for odd number of 1’s, the Parity Flag is reset. 1 1 Result Parity Flag = PF 1 University of Gujrat

Status Flags Sign flag (SF) Set when the result of an operation is negative. 1 = negative, 0 = positive. MSB = 1 Negative 1 1 Sign Flag =SF MSB = 0 Positive 1 University of Gujrat

Control Flags Direction flag (DF) Interrupt flag (IF) Trap flag (TF) Used in string operation. If it is set, bytes are accessed from higher memory address to lower memory address. When it is reset, bytes are accessed from lower memory address to higher memory address. Interrupt flag (IF) Indicates if system interrupts can occur. Interrupts will be disabled if a critical operation is being performed that can not be interrupted. Trap flag (TF) Determines if the CPU is halted after each instruction. If it’s set, a debugger will allow single stepping through the program. University of Gujrat