MARIE: An Introduction to a Simple Computer

Slides:



Advertisements
Similar presentations
Machine cycle.
Advertisements

Control Unit Implemntation
6-1 Chapter 6 - Datapath and Control Department of Information Technology, Radford University ITEC 352 Computer Organization Principles of Computer Architecture.
Central Processing Unit
Chapter 16 Control Unit Operation No HW problems on this chapter. It is important to understand this material on the architecture of computer control units,
Microprogramming Andreas Klappenecker CPSC321 Computer Architecture.
Chapter 16 Control Unit Implemntation. A Basic Computer Model.
Chapter 15 IA 64 Architecture Review Predication Predication Registers Speculation Control Data Software Pipelining Prolog, Kernel, & Epilog phases Automatic.
CPEN Digital System Design Chapter 9 – Computer Design
S. Barua – CPSC 440 CHAPTER 5 THE PROCESSOR: DATAPATH AND CONTROL Goals – Understand how the various.
MARIE: An Introduction to a Simple Computer
TEAM 1: Miguel Harmant Rodney Rodriguez Elias Crespo Javier Parra Alfredo Alonso Marc-Wayne Anglin.
Lecture 16 Today’s topics: –MARIE Instruction Decoding and Control –Hardwired control –Micro-programmed control 1.
6-1 Chapter 6 - Datapath and Control Principles of Computer Architecture by M. Murdocca and V. Heuring © 1999 M. Murdocca and V. Heuring Principles of.
The Central Processing Unit (CPU) and the Machine Cycle.
5-1 Chapter 5 - Datapath and Control Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring Computer Architecture.
1 Control Unit Operation and Microprogramming Chap 16 & 17 of CO&A Dr. Farag.
Chap. 8 Sequencing and Control A Simple Computer Architecture A Simple Computer Architecture Single-Cycle Hardwired Control Single-Cycle Hardwired Control.
COMPUTER ORGANIZATION & ASSEMBLY LANGUAGE LECTURE # 10 BY MUHAMMAD JAFER 1.
September 26, 2001Systems Architecture I1 Systems Architecture I (CS ) Lecture 2: Implementation of a Simplified Computer Jeremy R. Johnson Wednesday,
Basic Elements of Processor ALU Registers Internal data pahs External data paths Control Unit.
GROUP 2 CHAPTER 16 CONTROL UNIT Group Members ๏ Evelio L. Hernandez ๏ Ashwin Soerdien ๏ Andrew Keiper ๏ Hermes Andino.
Hardwired Control Department of Computer Engineering, M.S.P.V.L Polytechnic College, Pavoorchatram. A Presentation On.
Designing a CPU –Reading a programs instruction from memory –Decoding the instruction –Executing the instruction –Transferring Data to/From memory / IO.
Jeremy R. Johnson William M. Mongan
Chapter 20 Computer Operations Computer Studies Today Chapter 20.
Computer Operation. Binary Codes CPU operates in binary codes Representation of values in binary codes Instructions to CPU in binary codes Addresses in.
BASIC COMPUTER ARCHITECTURE HOW COMPUTER SYSTEMS WORK.
Types of Micro-operation  Transfer data between registers  Transfer data from register to external  Transfer data from external to register  Perform.
Functions of Processor Operation Addressing modes Registers i/o module interface Memory module interface Interrupts.
Control Unit Design.
Dr. Clincy Professor of CS
OCR GCSE Computer Science Teaching and Learning Resources
Today’s Agenda Exam 2 Part 2 (11:15am-12:30pm)
CS 270: Mathematical Foundations of Computer Science
Computer Organization and Architecture + Networks
CS161 – Design and Architecture of Computer Systems
Chap 7. Register Transfers and Datapaths
Systems Architecture I
Lecture on Microcomputer
Morgan Kaufmann Publishers
von Neumann Architecture CPU
Overview Instruction Codes Computer Registers Computer Instructions
Processor Organization and Architecture
Processor (I).
פרק 2: חיווט, זיכרונות בנקים זוגיים ואי-זוגיים
System Architecture 1 Chapter 2.
The fetch-execute cycle
MARIE: An Introduction to a Simple Computer
Control Unit Introduction Types Comparison Control Memory
MARIE: An Introduction to a Simple Computer
Figure 8.1 Architecture of a Simple Computer System.
Systems Architecture I (CS ) Lecture 2: A Simplified Computer
Processor Organization and Architecture
The 8051 Microcontroller and Embedded Systems
Systems Architecture I
von Neumann Architecture CPU
The Processor Lecture 3.1: Introduction & Logic Design Conventions
Overview Part 1 - Registers, Microoperations and Implementations
MARIE: An Introduction to a Simple Computer
MARIE: An Introduction to a Simple Computer
A Discussion on Assemblers
A Closer Look at Instruction Set Architectures
MARIE: An Introduction to a Simple Computer
Chapter 4 Introduction to Computer Organization
Systems Architecture I
A Top-Level View Of Computer Function And Interconnection
Chapter 7 Microprogrammed Control
Computer Architecture
Presentation transcript:

MARIE: An Introduction to a Simple Computer Chapter 4 MARIE: An Introduction to a Simple Computer Linda Null, Julia Lobur

Figure 04.UN01: "When you wish to produce a result by means of an instrument, do not allow yourself to complicate it." Leonardo da Vinci

Figure 04.F01: a) Point-to-Point Buses b) Multipoint Buses

Figure 04.F02: The Components of a Typical Bus -

Figure 04.F03: Backplane Bus -

Figure 04.F04: a) N 8-Bit Memory Locations b) M 16-Bit Memory Locations

Table 04.T01: Calculating the Address Bits Required -

Figure 04.F05: Memory as a Collection of RAM Chips -

Figure 04.F06A: High-Order Memory Interleaving

Figure 04.F06B: Address Structure -

Figure 04.F06C: First Two Modules -

Figure 04.F07A: Low-Order Memory Interleaving

Figure 04.F07B: Address Structure -

Figure 04.F07C: First Two Modules -

Figure 04.F08: MARIE's Architecture -

Figure 04.F09: Datapath in MARIE -

Figure 04.F10: MARIE's Instruction Format -

Table 04.T02: MARIE's Instruction Set -

Figure 04.F11: The Fetch-Decode-Execute Cycle

Figure 04.F12: Fetch-Decode-Execute Cycle with Interrupt Checking

Figure 04.F13: Processing an Interrupt -

Table 04.T03: A Program to Add Two Numbers -

Figure 04.F14: A Trace of the Program to Add Two Numbers -

Table 04.T04: An Example Using Labels -

Table 04.T05: An Example Using Directives for Constants -

Table 04.T06: MARIE's Extended Instruction Set -

Table 04.T07: MARIE's Full Instruction Set -

Figure 04.F15: Connection of MARIE's MBR to the Datapath -

Table 04.T08: ALU Control Signals and Response -

Figure 04.F16: Timing Diagram for the Microoperations of MARIE's Add Instruction -

Figure 04.F17: Hardwired Control Unit -

Figure 04.F18: Partial Instruction Decoder for MARIE's Instruction Set -

Figure 04.F19: Ring Counter Using D Flip-Flops

Figure 04.F20: Combinational Logic for Signal Controls of MARIE's Add Instruction -

Figure 04.F21: Microprogrammed Control Unit -

Figure 04.F22: MARIE's Microinstruction Format -

Table 04.T09: Microoperation Codes and Corresponding MARIE RTL -

Figure 04.F23: Selected Statements in MARIE's Microprogram -

Figure 04.F24: EAX Register, Broken into Parts -

Table 04.T10: MIPS32 Register Naming Convention -