Copyright Joanne DeGroat, ECE, OSU

Slides:

Advertisements

Similar presentations

L23 – Adder Architectures. Adders  Carry Lookahead adder  Carry select adder (staged)  Carry Multiplexed Adder  Ref: text Unit 15 9/2/2012 – ECE 3561.

Advertisements

VHDL Refresher ECE 437 April 13, 2015 Motivation ECE 337 is a prerequisite But… –You may have taken 337 a few semesters previous –Breaks causes memory.

9/15/09 - L20 Flip FlopsCopyright Joanne DeGroat, ECE, OSU1 Flip Flops Not a gymnastic movement.

L18 – VHDL for other counters and controllers. Other counters  More examples Gray Code counter Controlled counters  Up down counter  Ref: text Unit.

L23 – Arithmetic Logic Units. Arithmetic Logic Units (ALU)  Modern ALU design  ALU is heart of datapath  Ref: text Unit 15 9/2/2012 – ECE 3561 Lect.

9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexers.

L16 – Testbenches for state machines. VHDL Language Elements  More examples HDL coding of class examples Testbench for example  Testing of examples.

1/8/ L3 Data Path DesignCopyright Joanne DeGroat, ECE, OSU1 ALUs and Data Paths Subtitle: How to design the data path of a processor.

9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.

L26 – Datapath ALU implementation

1/8/ L23 Project Step 9 - Sequential Machine Copyright Joanne DeGroat, ECE, OSU1 Project Step 9 Beyond the ALU and Datapath. Sequential Machine.

L16 – VHDL for State Machines with binary encoding.

Sneha.  Gates Gates  Characteristics of gates Characteristics of gates  Basic Gates Basic Gates  AND Gate AND Gate  OR gate OR gate  NOT gate NOT.

1/8/ L7 Project Step 3Copyright Joanne DeGroat, ECE, OSU1 Project Step 3 Structural Modeling and the Generate Statement.

L12 – VHDL Overview. VHDL Overview  HDL history and background  HDL CAD systems  HDL view of design  Low level HDL examples  Ref: text Unit 10, 17,

9/15/09 - L13 Technology Mapping & Verificaiton Copyright Joanne DeGroat, ECE, OSU1 Technology Mapping and Verification.

1/8/ L2 VHDL Introcution© Copyright Joanne DeGroat, ECE, OSU1 Introduction to VHDL.

CEC 220 Digital Circuit Design Introduction to VHDL Friday, February 21 CEC 220 Digital Circuit Design Slide 1 of 10.

Midterm Exam ReviewCopyright Joanne DeGroat, ECE, OSU1 Midterm Exam Notes.

1/8/ L11 Project Step 5Copyright Joanne DeGroat, ECE, OSU1 Project Step 6 Step 3 in behavioral modeling. Use of packages.

State Machine Design with an HDL

ECE 3130 Digital Electronics and Design

Subtitle: How to design the data path of a processor.

Modification that can be done to the datapath.

Behavioral modeling of a dual ported register set.

Hardware Descriptive Languages these notes are taken from Mano’s book

Copyright Joanne DeGroat, ECE, OSU

Project Step 2 – A single bit slice of the ALU

Modification that can be done to the datapath.

L19 – Register Set.

ECE 448 Lecture 3 Combinational-Circuit Building Blocks Data Flow Modeling of Combinational Logic ECE 448 – FPGA and ASIC Design with VHDL.

Data Flow Modeling of Combinational Logic

Hardware Descriptive Languages these notes are taken from Mano’s book

EE694v-Verification-Lect11

MicroBaby Datapath.

Copyright Joanne DeGroat, ECE, OSU

Project Step 1 Due – see webpage

L21 – Register Set.

L25 – Datapath ALU.

MicroBaby Datapath.

Copyright Joanne DeGroat, ECE, OSU

A floating point multiplier behavior model.

How do you achieve deterministic concurrent simulation.

Timing & Concurrency II

Copyright Joanne DeGroat, ECE, OSU

Beyond the ALU and Datapath. Sequential Machine Modeling exercise.

IEEE Floating Point Adder Verification

A floating point multiplier behavior model.

Behavioral modeling of a dual ported register set.

L11 – State Machine Analysis

Copyright Joanne DeGroat, ECE, OSU

Structural Modeling and the Generate Statement

Project Step 2 – A single bit slice of the ALU

Copyright Joanne DeGroat, ECE, OSU

A floating point multiplier behavior model.

Copyright Joanne DeGroat, ECE, OSU

Timing & Concurrency II

Step 3 in behavioral modeling. Use of packages.

© Copyright Joanne DeGroat, ECE, OSU

Timing & Concurrency II

Basic Logic Operations

The transaction problem.

L25 – Final Review AU 15 Final Exam – Classroom – Journalism 300

Beyond the ALU and Datapath. Sequential Machine Modeling exercise.

Copyright Joanne DeGroat, ECE, OSU

Project Step 2 – A single bit slice of the ALU

Structural Modeling and the Generate Statement

Presentation transcript:

Copyright 2006 - Joanne DeGroat, ECE, OSU Project Step 1 A 4-to-1 mux. 1/8/2007 - Project Step 1 Copyright 2006 - Joanne DeGroat, ECE, OSU

The Unit to Model – A 4-to-1 Mux Truth Table This Unit Can perform any of the logic functions of 2 inputs 1/8/2007 - Project Step 1 Copyright 2006 - Joanne DeGroat, ECE, OSU

Copyright 2006 - Joanne DeGroat, ECE, OSU Project Step 1 Objective – Model the unit. Connect the data inputs, A and B to the Select inputs, the G inputs to the corresponding data lines. You will then have a “generic” logic unit that can perform any of the functions of two inputs. 1/8/2007 - Project Step 1 Copyright 2006 - Joanne DeGroat, ECE, OSU

Copyright 2006 - Joanne DeGroat, ECE, OSU The 16 functions The 16 functions are: (note that the G values are Hex) G3 G2 G1 G0 Function 0 zero 1 NOR 2 A’B 3 A’ 4 AB’ 5 B’ 6 XOR 7 NAND 8 AND 9 XNOR A B B A’ + B C A D A + B’ E OR F one 1/8/2007 - Project Step 1 Copyright 2006 - Joanne DeGroat, ECE, OSU

Copyright 2006 - Joanne DeGroat, ECE, OSU How to model Model using a dataflow style Concurrent signal assignment statement Y <= (A AND B OR C) NOR D; Conditional signal assignment statement (pp 207-209) Y <= ‘1’ WHEN Q = “000” ELSE A AND C WHEN Q = “001” ELSE … Selected signal assignment statement (pp 272-275) WITH bit_vector_signal SELECT Y <= ‘0’ WHEN “0000” ‘1’ WHEN “0010” | “0011” A WHEN OTHERS; Note that all three of these are concurrent statements of the language. 1/8/2007 - Project Step 1 Copyright 2006 - Joanne DeGroat, ECE, OSU

Copyright 2006 - Joanne DeGroat, ECE, OSU The testbench In this assignment you are given the testbench which will stimulate your model by applying exhaustive testing. Copy the file pr_step1.vhdl FROM the web page or from ~degroat/ee762_assign The ENTITY is provided for you. Enter the architecture. 1/8/2007 - Project Step 1 Copyright 2006 - Joanne DeGroat, ECE, OSU

Simulate and get results Compile the file Simulate the design – generate both waveform and a listing of the results. Turn in online to the drop box Copy of the code Copy of the listing file Copy of the waveform. BE SURE TO GET THE ENTIRE SIMULATION. Use zoom as appropriate. You will need to simulate for 5200 ns to run all the test cases. 1/8/2007 - Project Step 1 Copyright 2006 - Joanne DeGroat, ECE, OSU