CMOS Blocks for On-Chip TF Tests Rashad Ramzan, Jerzy Dabrowski Linköping University Dept. of Electrical Engineering SE-581 83 Linköping, Sweden.

Slides:



Advertisements
Similar presentations
TWO STEP EQUATIONS 1. SOLVE FOR X 2. DO THE ADDITION STEP FIRST
Advertisements

GSM Receiver Key Parameters
Clive Rodmell Graham Stevens Senior Principal Engineer Product Manager
ECE555 Lecture 5 Nam Sung Kim University of Wisconsin – Madison
Adders Used to perform addition, subtraction, multiplication, and division (sometimes) Half-adder adds rightmost (least significant) bit Full-adder.
By D. Fisher Geometric Transformations. Reflection, Rotation, or Translation 1.
Balanced Device Characterization. Page 2 Outline Characteristics of Differential Topologies Measurement Alternatives Unbalanced and Balanced Performance.
Doc.: IEEE a Submission Jan THALES CommunicationsSlide 1 Project: IEEE P Working Group for Wireless Personal Area Networks.
FIGURE 3.1 System for illustrating Boolean applications to control.
NOAA’s National Weather Service
Jeopardy Q 1 Q 6 Q 11 Q 16 Q 21 Q 2 Q 7 Q 12 Q 17 Q 22 Q 3 Q 8 Q 13
Jeopardy Q 1 Q 6 Q 11 Q 16 Q 21 Q 2 Q 7 Q 12 Q 17 Q 22 Q 3 Q 8 Q 13
DIVIDING INTEGERS 1. IF THE SIGNS ARE THE SAME THE ANSWER IS POSITIVE 2. IF THE SIGNS ARE DIFFERENT THE ANSWER IS NEGATIVE.
Addition Facts
6-k 43-Gb/s Differential Transimpedance-Limiting Amplifiers with Auto-zero Feedback and High Dynamic Range H. Tran 1, F. Pera 2, D.S. McPherson 1, D. Viorel.
Jongsok Choi M.A.Sc Candidate, University of Toronto.
Miniature Tunable Antennas for Power Efficient Wireless Communications Darrin J. Young Electrical Engineering and Computer Science Case Western Reserve.
1 Chelmsford Amateur Radio Society Intermediate Licence Course Anthony Martin M1FDE Slide Set 7: v May-2009 (4) Receivers Chelmsford Amateur Radio.
1 Chelmsford Amateur Radio Society Advanced Licence Course Anthony Martin M1FDE Slide Set 9: v1.0, 24-Aug-2004 (4) Receivers-1 - Parameters Chelmsford.
December 2002 Generation and Conditioning of Multitone Test Signals.
Faculty of Computer Science & Engineering
Chapter 3 Basic Logic Gates 1.
CMOS Logic Circuits.
The scale of IC design Small-scale integrated, SSI: gate number usually less than 10 in a IC. Medium-scale integrated, MSI: gate number ~10-100, can operate.
High Frequency Distortion in Power Grids due to Electronic Equipment Anders Larsson Luleå University of Technology.
UMTS system Telenor FoU Josef Noll Page 1 UMTS system & planning aspects, Link and system level simulations aspects related to network.
RF Electronics Engineering
Why Do You Need to Measure Both BER and MER on Digital Signals
Lets play bingo!!. Calculate: MEAN Calculate: MEDIAN
Doc.: IEEE /1062r2 Submission Zhendong Luo, CATR September 2010 RF Feasibility of 120 MHz Channelization for China Date: Authors: Slide.
1 TSD-160 Introduction to Network Analyzers and Error Correction Doug Rytting 4804 Westminster Place Santa Rosa, CA
S Transmission Methods in Telecommunication Systems (5 cr)
S Transmission Methods in Telecommunication Systems (5 cr)
Intermediate Course (4) Receivers Karl Davies East Kent Radio Society EKRS 1.
Intermediate Course (4) Transmitters Karl Davies East Kent Radio Society EKRS 1.
GG Consulting, LLC I-SUITE. Source: TEA SHARS Frequently asked questions 2.
Addition 1’s to 20.
25 seconds left…...
Week 1.
QR026 High Sensitivity VME Tuner Performance Data
We will resume in: 25 Minutes.
Interfacing to the Analog World
// RF Transceiver Design Condensed course for 3TU students Peter Baltus Eindhoven University of Technology Department of Electrical Engineering
ECE 424 – Introduction to VLSI
Princess Sumaya University
E3 237 Integrated Circuits for Wireless Communication Gaurab Banerjee Department of Electrical Communication Engineering, Indian Institute of Science,
Why Not Go Directly to Digital in Cellular Radios, and Connect the A/D to the Antenna? Paul C. Davis (Retired from Bell Labs)
Built-In Self-Test for Radio Frequency System-On-Chip Bruce Kim The University of Alabama.
RF Reconfiguration and Testing Rashad Ramzan and Jerzy Dabrowski Linköping University Dept. of Electrical Engineering SE Linköping, Sweden.
Polar Loop Transmitter T. Sowlati, D. Rozenblit, R. Pullela, M. Damgaard, E. McCarthy, D. Koh, D. Ripley, F. Balteanu, I. Gheorghe.
An Integrated Solution for Suppressing WLAN Signals in UWB Receivers LI BO.
2.4-GHZ RF TRANSCEIVER FOR IEEE B WIRELESS LAN UF# UF#
2.4GHz Single Balanced Mixer Andrew Bacon Jacqueline Griffin John Stone.
2/23/2010R. Munden - Fairfield University1. Objectives Describe double conversion and up-conversion and explain their advantages Analyze the advantages.
BY MD YOUSUF IRFAN.  GLOBAL Positioning System (GPS) receivers for the consumer market require solutions that are compact, cheap, and low power.  This.
A 77-79GHz Doppler Radar Transceiver in Silicon
Pro-VIZOR: Process Tunable Virtually Zero Margin Low Power Adaptive RF for Wireless Systems Presented by: Shreyas Sen June 11, Paper 27.3, DAC 08.
1 Chapter 1 Introduction to Communications Circuits.
Presenter: Chun-Han Hou ( 侯 鈞 瀚)
A 1.5-V 6-10-GHz Low LO-Power Broadband CMOS Folded-Mirror Mixer for UWB Radio H.-W. Chung, H.-C. Kuo, and H.-R. Chuang Institute of Computer and Communication.
18/10/20151 Calibration of Input-Matching and its Center Frequency for an Inductively Degenerated Low Noise Amplifier Laboratory of Electronics and Information.
CommunicationElectronics Principles & Applications Third Edition Chapter 6 Radio Transmitters ©2001 Glencoe/McGraw-Hill Louis E. Frenzel.
A NEW METHOD TO STABILIZE HIGH FREQUENCY HIGH GAIN CMOS LNA RF Communications Systems-on-chip Primavera 2007 Pierpaolo Passarelli.
AUTHORS: Christian IZQUIERDO Franck MONTAUDON Philippe CATHELIN
˜ SuperHeterodyne Rx ECE 4710: Lecture #18 fc + fLO fc – fLO -fc + fLO
© Sean Nicolson, BCTM 2006 © Sean Nicolson, 2007 A 2.5V, 77-GHz, Automotive Radar Chipset Sean T. Nicolson 1, Keith A. Tang 1, Kenneth H.K. Yau 1, Pascal.
RF components Design for the Internet Over TV Band Adaptor
Communication 40 GHz Anurag Nigam.
Lets Design an LNA! Anurag Nigam.
5.8GHz CMOS 射頻前端接收電路 晶片設計實作 5.8GHz CMOS Front-End Circuit Design
Presentation transcript:

CMOS Blocks for On-Chip TF Tests Rashad Ramzan, Jerzy Dabrowski Linköping University Dept. of Electrical Engineering SE Linköping, Sweden

2 June 22-25, 2005 MIXDES, Krakow, Poland Presentation Organization Motivation RF-BIST Block Diagram Defect Types Defect/Fault Propagation in RF Path Generation of Stimulus and RF Path Sensitization Test Blocks: Test Attenuator (TA) and Multiplexer (TMUX) Simulation Results Conclusions

3 June 22-25, 2005 MIXDES, Krakow, Poland Motivation Complete one Chip CMOS Transceivers are in market now. Like TIs BRF6300 single-chip solution for mobile terminals supporting Bluetooth Specification v2.0 How to Test Complete one Chip Radio Transceiver On Chip Digital Tests are quite mature. Digital part can be tested with out packaging the die. What about RF Testing? Its the bottleneck.

4 June 22-25, 2005 MIXDES, Krakow, Poland Motivation How RF is tested: RF testing before packaging: Testing Cost may approach the cost of chip. Before Packaging: Special Automatic Test Equipment. Special probing requirement, high frequency effects, Special Pad/Jig requirement etc -> More time Consuming After the packaging: Package has to be thrown away with faulty chip. And RF package is usually more costly than the chip itself. Possible Solution: Defect-oriented BiST for RF front-ends

5 June 22-25, 2005 MIXDES, Krakow, Poland Loopback test setup for IC RF transceiver front-end BiST by reconfiguration Sharing on-chip resources BB processor serves as TPG and response analyzer Sensitive blocks are not affected – only TA and TMUX added Tuning TA for sensitization Different tests possible Smaller loop enhances testability (DAC & ADC) But not all TRxs are well suited for loopback RF transceiver chip with BiST Tests supported: SER, EVM, FFT (for IP3), ….

6 June 22-25, 2005 MIXDES, Krakow, Poland Spot defects classification

7 June 22-25, 2005 MIXDES, Krakow, Poland Spot defects modeling by hierarchical mapping Layout R Sh RORO Circuit Chip/System M1M1 in VpVp out M2M2 R2R2 R1R1 R3R3 Open in poly Short defect Poor contact LNA LO Impairments in specs

8 June 22-25, 2005 MIXDES, Krakow, Poland Spot defects in CMOS M1M1 in V dd out M2M2 Br 2 Br 1 Br 3 Br 4 Br 5 M3M3 Br 6 Sh 1 Sh 2 Sh 3 Sh 4 Sh 5 Sh 6 Br 7 Narrow band LNA /0.35um /1800 MHz Noise figure Gain Noise figure Gain Fault simulation for LNA (NF 0 =3.4dB, G 0 =18.3dB) Short faults Break faults Gain and NF impairments against fault strength R br /R S or R S /R Sh Single faults are assumed Spot defects are the main yield limitation in CMOS

9 June 22-25, 2005 MIXDES, Krakow, Poland Spot defects (NF, G and IP3) Noise Figure Conversion Gain IP3 Impairments in gain and NF for break faults for CMOS Gilbert mixer (NF 0 =10.8dB, G 0 = 7.2dB) The corresponding impairments in IP3 (IP3 0 =7.8dBm) Less regular vs fault strength Likely to mask themselves …

10 June 22-25, 2005 MIXDES, Krakow, Poland Fault propagation in RF signal path LNA LO LPF IP3 test less useful for typical spot defects G Rx = G LNA G Mixer G Other Receiver front-end Also parametric faults resulting in NF, G or IP3 impairments are addressed

11 June 22-25, 2005 MIXDES, Krakow, Poland IP3 as test response If both IP3 1 and G 1 degraded the fault tends to mask, easier to detect with EVM (or SER) Resistive break at MOST drain introduces imbalance mostly IP3 affected, gain less R1R1 M1M1 M2M2 VbVb V out R2R2 V in IP3 is a complementary test for selected faults

12 June 22-25, 2005 MIXDES, Krakow, Poland Generation of stimulus at BB & Sensitization QPSK modulated BB data AWGN or Tone interferer LPFDAC Constellation with tone interferer (splitting effect) Constellation with AWGN When tuning with the interferer, TA can be fixed LO Decision boundaries must be approached by the constella- tion points in any case

13 June 22-25, 2005 MIXDES, Krakow, Poland Generation of stimulus at BB & Sensitization QPSK modulated BB data AWGN or Tone interferer LPFDAC Constellation with tone interferer and contribution of inherent noise Constellation with AWGN When tuning with the interferer, TA can be fixed LO

14 June 22-25, 2005 MIXDES, Krakow, Poland QPSK constellation BER (Bit Error Rate) & EVM (Error Vector Magnitude) EVM vs receiver NF for QPSK system sksk zkzk 2 Sin/Nref = 20dB 20dB 17dB 18.7dB

15 June 22-25, 2005 MIXDES, Krakow, Poland Test attenuator design If SNR is low then SNR out SNR in irrespective large NF Very large ! LNA 50 Antenna input Digital control Sin Sout NF TA = Power Loss But we can keep SNR under control

16 June 22-25, 2005 MIXDES, Krakow, Poland Implementation in CMOS for Wi-Fi/Bluetooth En Input D0 D1 D2 Output D3 D4 D5 Gnd TA can be disabled in normal operation mode (all MOST off) O.35 m AMS MS/RF process Layout (80 x 60) m Area < 10% of LNA area (capacitors 10pF) En D3-5 D0-2 Out In

17 June 22-25, 2005 MIXDES, Krakow, Poland Attenuator performance Relatively low reflection coefficient Also good linearity: IIP3 +20 dBm S11 = 2.4GHz Variable wide band attenuator, little impact of parasitics, 2 dB steps in 3 sub-ranges TA power gain TA impedance matching

18 June 22-25, 2005 MIXDES, Krakow, Poland 2:1 Multiplexer Design TMUX connects LNA and Mixer in Normal mode and TA and MUX in Test Mode

19 June 22-25, 2005 MIXDES, Krakow, Poland Test Results RF Frontend with and without Test Blocks Total Noise Figure of Frontend Total Gain of Frontend

20 June 22-25, 2005 MIXDES, Krakow, Poland Conclusions On-Chip Test blocks facilitate the BiST but increase chip area and tend to degrade the performance. Good models of circuits and faults supported by statistical data are needed. Sensitizing the test path very useful but not always possible. Nonstandard test stimuli and signatures very useful (invention needed). Careful DfT in initial design phase can mitigate performance degradation of RF chip.

21 June 22-25, 2005 MIXDES, Krakow, Poland Thank You Very much for Patience! Questions??