Serial Communications

Slides:



Advertisements
Similar presentations
Dept. of Electronics A. N. College, Patna M. Sc
Advertisements

8085 Architecture & Its Assembly language programming
Chapter Interrupts.
Introduction to Microprocessors (CS 45) Session Microprocessor - 2.
8085 Interrupts LAKSHMI.B.E.1. Interrupts  Interrupt is a process where an external device can get the attention of the microprocessor. ◦ The process.
AMIE NBCAFE VIDEO TUTORIAL ON W HAT IS A FLAG OF A M ICROPROCESSOR 8085 AND ROLE OF IT ? Lecture by Subham Dutta See at
Hierarchy of I/O Control Devices
COMP3221: Microprocessors and Embedded Systems Lecture 22: Serial Input/Output (II) Lecturer: Hui Wu Session 1, 2005.
DEEPAK.P MICROPROCESSORS AND APPLICATIONS Mr. DEEPAK P. Associate Professor ECE Department SNGCE 1.
GURSHARAN SINGH TATLA PIN DIAGRAM OF 8085 GURSHARAN SINGH TATLA
INSTRUCTION SET OF MICROPROCESSOR 8085
Serial IO.
Computer Architecture Lecture 13 – part 2 by Engineer A. Lecturer Aymen Hasan AlAwady 7/4/2014 University of Kufa - Information Technology Research and.
Serial Communication Lec note 9.
Example. SBUF Register SCON Register(1) SCON Register(2)
 8251A is a USART (Universal Synchronous Asynchronous Receiver Transmitter) for serial data communication.  Programmable peripheral designed for synchronous.
Microprocessor. Interrupts The processor has 5 interrupts. CALL instruction (3 byte instruction). The processor calls the subroutine, address of which.
Ass Prof Dr Masri Ayob TK 2633: Microprocessor & Interfacing Lecture 6: Control Instructions.
Serial Communications Interface Module Slide #1 of 19 MC68HC908GP20 Training PURPOSE -To explain how to configure and use the Serial Communications Interface.
Computer Architecture Lecture 14 by Engineer A. Lecturer Aymen Hasan AlAwady 14/4/2014 University of Kufa - Information Technology Research and Development.
The 8085 Microprocessor Architecture. What 8085 meant for? 80 - year of invention bit processor 5 - uses +5V for power.
8 085Microprocessor Temp Reg (8) Accumulator (A reg) Flag flip flops(8) Instruction Register (8) Arithmetic Logic Unit ALU Instruction Decoder and Machine.
The 8085A is a general-purpose microprocessor with low hardware overhead requirements. Within the 8085A are contained the functions of clock generation,
نظام المحاضرات الالكترونينظام المحاضرات الالكتروني The 8085 Microprocessor Architecture.
The HCS12 SCI Subsystem A HCS12 device may have one or two serial communication interface. These two SCI interfaces are referred to as SCI0 and SCI1. The.
Michael Rahaim, PhD Candidate Multimedia Communications Lab
Types of format of data transfer
Seminar On 8085 microprocessor
Gursharan Singh Tatla INSTRUCTION SET OF 8085 Gursharan Singh Tatla Gursharan Singh Tatla
Serial mode of data transfer
HISTORY OF MICROPROCESSORS
Everybody.
The 8085 Microprocessor Architecture
8085 Interrupts LAKSHMI.B.E..
Interfacing I/O Devices
The process starts from the I/O device
Assembly Language Programming of 8085
Detailed Review of the 8085 Instruction Set.
Diagram of microprocessor interface with IO devices
Unit - 1 Interrupts M.Brindha AP/EIE
Interrupts.
Interfacing of LCD with µP
Serial I/O and Data Communication.
1 Input-Output Organization Computer Organization Computer Architectures Lab Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes.
Introduction to 8085 Instructions
Presented by: Chi Yan Hung
8085 microprocessor.
8085 Interrupts.
The 8085 Microprocessor Architecture
E3165 DIGITAL ELECTRONIC SYSTEM
Interrupt.
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
Computer Organization and Design
EMT 245: lecture 4: assembly language
Instruction cycle Instruction: A command given to the microprocessor to perform an operation Program : A set of instructions given in a sequential.
Memory organization On- chip memory Off-chip memory
Serial Communication Interface: Using 8251
8251A UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER
Detailed Review of the 8085 Instruction Set.
Architecture & Support Components
Microprocessor Lab CSL1543 0:0:2
COMP3221: Microprocessors and Embedded Systems
INSTRUCTION SET OF 8085.
Control Instructions By Dr. S. N. Sampat, Team leader Ms. R. P
X1 & X2 These are also called Crystal Input Pins.
Pololu DC Motor Controller
Interrupts.
AGENDA Architecture Microprocessor Communication and Bus Timings
AGENDA Architecture Microprocessor Communication and Bus Timings
Serial Communications
Presentation transcript:

Serial Communications 1/1/2019

The 8085 Microprocessor have two line specially design for serial transmit and receive data. The two line are SID (Serial Input Data) and SOD (Serial Output Data). Data transfer is controlled using two instructions, SIM (Set Interrupt Mask) and RIM (Read Interrupt Mask). The RIM instruction, read the data from SID pin into Accumulator bit 7. Bit 0 to bit 6 Accumulator represent the interrupt status information in the 8085 system. SIM instruction will transmit bit 7 in Accumulator through the SOD pin and bit 6 in Accumulator (SOE - Serial Output Enable) must be set to logic ‘0’ in order to enable the transmission. SOD - Serial Output Data SOE - Serial Output Enable 1/1/2019

Serial data transmission through the SOD line is done by repeating the process of data transmission from the Accumulator to the SOD pin. For example, to transmit serial 8 bits data; the data will be transmit bit by bit through the SOD line using SIM instruction. The same concept is done for receiving data process which is bit by bit data is received through the SID pin. The method of transmission and reception serial data in digital system usually referred to the standard or specific format such as RS232. Baud rate, parity and stop bit must be considered as an important parameter for the process of transmission and reception serial data. 1/1/2019

SIM instructions MVI A, 01000000B ; SOD=0 SIM MVI A, 11000000B ;SOD=1 1/1/2019

How to send 8 bit data? 1/1/2019

Sample Program Baudtime: equ 18 transmit: push h push b mov c,a ;4 mvi b,10 ;7 mvi a,01000000b ;7 sim ;4 ;send start bit = 0 tx_loop: mvi h,baudtime ;7 tx_loop1: dcr h ;4 jnz tx_loop1 ;7/10 mov a,c ;4 stc ;4 rar ;4 ani 80h ;7 ori 01000000b ;7 sim ;4 dcr b ;4 jnz tx_loop ;7/10 pop b pop h ret ;10 1/1/2019