Port Integration Module

Slides:



Advertisements
Similar presentations
PROGRAMMABLE PERIPHERAL INTERFACE -8255
Advertisements

Sistemi Elettronici Programmabili13-1 MULTI OSC + CLOCK FILTER LVD POWER SUPPLY CONTROL 8 BIT CORE ALU PROGRAM MEMORY RAM I2CI2C PORT A SPI PORT B 16-BIT.
555 Timer ©Paul Godin Updated February Oscillators ◊We have looked at simple oscillator designs using an inverter, and had a brief look at crystal.
Introduction of Holtek HT-46 series MCU
Refer to Chapter 6, 9 in the reference book
HT46 A/D Type MCU Series Data Memory (Byte) Program Memory HT46R22 (OTP) HT46C22 (Mask) 2Kx Kx16 4Kx HT46R23 (OTP) HT46C23 (Mask) HT46R24.
Timers and Interrupts Shivendu Bhushan Summer Camp ‘13.
Digital I/O Connecting to the Outside World
Microprocessor Block Diagram
Serial Peripheral Interface Module MTT M SERIAL PERIPHERAL INTERFACE (SPI)
Embedded Systems Design 1 Lecture Set 6 I/O Ports.
UNIT 8 Keypad Interface Contact Closure Counter Exceptions (Interrupts and Reset)
Clock Options and Sleep Modes. Clock Sources Flash Fuse bits can be programmed to choose one of the following Clock sources: 1. External RC Osc. f = 1/(3RC).
I NTRODUCTION P IN CONFIGARATION O PERATING MODE.
1 ARM University Program Copyright © ARM Ltd 2013 General Purpose I/O.
Teachers Name : Suman Sarker Telecommunication Technology Subject Name : Microcontroller & Embedded System Subject Code : 6871 Semester : 7th Department.
One of the most important feature of the microcontroller is a number of input/output pins used for connection with peripherals. In the case of PIC 167CX,
1 ARM University Program Copyright © ARM Ltd 2013 General Purpose I/O.
Basic Sequential Components CT101 – Computing Systems Organization.
CHAPTER HARDWARE CONNECTION. Pin Description 8051 family members ◦ e.g., 8751, 89C51, 89C52, DS89C4x0) ◦ Have 40 pins dedicated for various functions.
1 General Purpose and Alternate Function I/O (GPIO and AFIO)
Appendix A Example of a Testability Design Checklist Route test/control points edge connector to enable monitoring and driving of internal board functions.
Appendix A Example of a Testability Design Checklist  Route test/control points edge connector to enable monitoring and driving of internal board functions.
ECE 371 – Unit 9 Interrupts (continued). Example Set up Two Interrupt Request Inputs: –Port H[0] Set Interrupt Flag on “0” to “1” transition (rising edge)
ECS642U Embedded Systems Cyclic Execution and Polling William Marsh.
Renesas Electronics Europe GmbH A © 2010 Renesas Electronics Corporation. All rights reserved. RL78 Port architecture.
ATtiny23131 A SEMINAR ON AVR MICROCONTROLLER ATtiny2313.
IO Subsystem IV Ports and peripherals. IO Subsystem (1) All devices connected to the system buses, other than memory and CPU – Input and output ports.
Keypad Lecture L4.6. Port Integration Module PIM_9C32 Block Guide V01.06 Reference: S12C32PIMV1.pdf.
12/16/  List the elements of 8255A Programmable Peripheral Interface (PPI)  Explain its various operating modes  Develop a simple program to.
Microcontroller Intel 8051 [I/O Ports]. Pin out of the 8051 –40 pin package –32 pins are used for the 4 ports. –V CC / V SS –ALE Address Latch Enable.
ECE Lecture 1 1 L15 –I/O Part II Department of Electrical and Computer Engineering The Ohio State University ECE 2560.
PROGRAMMABLE PERIPHERAL INTERFACE -8255
KyungHee Univ. 1-0 Parallel Input/Output Controller (PIO)
UNIT 7 - INTRODUCTION TO I/O INTERFACING. TWO MAJOR TYPES OF I/O INTERFACING ISOLATED I/O - DEDICATED I/O INSTRUCTIONS ARE USED TO ACCESS I/O DEVICES.
Lecture 4 General-Purpose Input/Output NCHUEE 720A Lab Prof. Jichiang Tsai.
Chapter 12 Some PIC Microcontroller Advances The aims of this chapter are to introduce: To introduce in overview two microcontrollers which show some enhanced.
8255:Programmable Peripheral Interface
Components of a typical full-featured microcontroller.
Special Features. Device Configuration bits Revision Device Configuration bits Revision On-chip Power-on Reset (POR) Revision On-chip Power-on Reset (POR)
HCS12 Technical Training Module 6 – Port Integration, Slide 1 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All.
ADVANCED PARALLEL I/O Razvan Bogdan Embedded Systems.
RASH DRIVING WARNING SYSTEM FOR HIGHWAY POLICE
16F877A.
Why are Timer Functions Important?
Sequential Logic Design
PROGRAMMABLE PERIPHERAL INTERFACE -8255
Environment Temperature Monitor
ABSTRACT The controller continuously polls the temperature with certain regular time intervals and displays over the 7_segment display The temperature.
C. K. Pithawalla College of Engineering and Technology, Surat
Tutorial Introduction
Microcontrollers & GPIO
Analog Comparator An analog comparator is available on pins PE2(AIN0), PE3(AIN1) The comparator operates like any other comparator. -when (+) exceeds (-)
Fri. Sept 29 Announcements
555 Timer EEE DEPARTMENT KUMPAVAT HARPAL( )
Refer to Chapter 5 in the reference book
RL78 POC and LVD © 2010 Renesas Electronics Corporation. All rights reserved.
Refer to Chapter 10 in the reference book
COMP2121: Microprocessors and Interfacing
PROGRAMMABLE PERIPHERAL INTERFACE -8255
COOLRUNNER II REAL DIGITAL CPLD
Erasable Programmable Logic Devices (EPLDs)
The Xilinx Virtex Series FPGA
82C55 Programmable Peripheral Interface
MSP432™ MCUs Training Part 6: Analog Peripherals
The Xilinx Virtex Series FPGA
ANALOG TO DIGITAL CONVERTER (ATD).
Wireless Embedded Systems
CHAPTER HARDWARE CONNECTION.
The Programmable Peripheral Interface (8255A)
Presentation transcript:

Port Integration Module

HCS12 - Port Integration Module On the HCS12 each port has a set of control registers (in the PIM) arranged in a similar structure where each individual I/O pin can be configured for: • Input/output selection (Ports T,S,M,P,H,J ) • Drive strength reduction • Enable and polarity of pull resistors • Interrupt enable and status flags A standard port has the following minimum features: • Input/output selection by bit. • 5V output drive with two selectable drive strengths • 5V digital or interrupt inputs • Input with selectable pull-up or pull-down device Optional features: • Open drain for wired-or connections (Ports S,M) • Interrupt inputs with glitch filtering (Ports P,H,J ) Interrupt polarity Port A, B, E and K are part of the core, not part of PIM. Port Input Registers can be used to detect overload or short circuit conditions on output pins.

HCS12 - Port Integration Module

HCS12 Input / Output Logic Thresholds: High: 0.65 X Vdd = 3,25V Low : 0.35 X Vdd = 1,75V Drive current: Output High: Full Drive: 12.5mA at Vdd -.8V Partial Drive: 1.25mA at Vdd -.8V Output Low: Full Drive: -12.5mA at .8V Partial Drive: -1.25mA at .8V Pullup/Pulldown resistors: Pull Enable Registers enable or disable Polarity Select Registers control pullup or pulldown Approx. 100 uA Wired-or mode: Ports S and M have wired-or mode (open drain) capability

HCS12 I/O Pins Output Fault Detection: Ability to read pin state of outputs via Input Registers Reduced drive mode: Controlled by Reduced Drive Registers useful for EMC on SPI lines, PWM, etc. Unused pins on PWB design: Configure as output and leave open, Leave as input and enable pullup/pulldown, Leave as input and tie to gnd. Write data register to 0. Special considerations for 80 pin package: Same die as in 112 pin package. Floating pads on die must be input with pulldown or output with driven to 0. Also reference - EB386: “ Family Compatibility Considerations” Transient protection: Limit short duration injection currents to +/- 25 mA Steady State injection currents: Up to 2.5 mA per pin, 25 mA per pkg. Note: Power supply must maintain regulation within operating VDD or VDDX range during instantaneous and operating maximum current conditions. If positive injection current (Vin > VDD or Vin > VDDX) is greater than IDD or IDDX, the injection current may flow out of VDD/VDDX and could result in external power supply going out of regulation. Insure external VDD/VDDX load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low which would reduce overall power consumption.

HCS12 PIM - Rerouting Module Routing Register: The purpose of the Module Routing Register is to provide maximum flexibility for future derivatives of the HCS12 with a lower number of modules and lower pin count packages.

Port T Registers PPT - Port T I/O Reg. DDRT - Port T Direction Reg. PTIT- Port T Input Register RDRT - Port T Reduced Drive Reg. PERT - Port T Pull Device Enable Reg. PPST - Port T Polarity Select Reg. Address Offset $0000 A read returns latched value when configured for output or value at the input pin when when configured as input. $0002 DDRTx = 0 Pin is Input = 1 Pin is Output $0001 Contains current pin status This register may be used to detect overload or short circuit condition on the output pin $0003 RDRT x = 0 Pin output full drive = 1 Pin output 1/3 drive $0004 PERTx 0 = Pull-up/down disabled 1 = Pull-up/down enabled $0005 PPSTx 0 = Port T pin x has pull-up 1 = Port T pin x has pull-down

Port S Registers PPS - Port S I/O Reg. DDRS - Port S Direction Reg. Address Offset $0008 A read returns latched value when configured for output or value at the input pin when when configured as input. PPS - Port S I/O Reg. DDRS - Port S Direction Reg. PTIS- Port S Input Reg. RDRS - Port S Reduced Drive Reg. PERS - Port S Pull Device Enable Reg. PPSS - Port S Polarity Select Reg. WOMS - Port S Wired-Or Reg. $000A DDRS x = 0 Pin is Input = 1 Pin is Output $0009 Contains current pin status $000B RDRS x = 0 Pin output full drive = 1 Pin output 1/3 drive $000C PERS x 0 = Pull-up/down disabled 1 = Pull-up/down enabled $000D PPSS x 0 = Port S pin x has pull-up 1 = Port S pin x has pull-down $000E PPSS x 0 = Push-pull output 1 = Open-drain output

Port M Registers PPS - Port M I/O Reg. DDRM - Port M Direction Reg. Address Offset $0010 A read returns latched value when configured for output or value at the input pin when when configured as input. PPS - Port M I/O Reg. DDRM - Port M Direction Reg. PTIM- Port M Input Reg. RDRM - Port M Reduced Drive Reg. PERM - Port M Pull Device Enable Reg. PPSM - Port M Polarity Select Reg. WOMM - Port M Wired-Or Reg. Note: If both CAN0 and BDLC are enabled, CAN functionality takes precedence $0012 DDRM x = 0 Pin is Input = 1 Pin is Output $0011 Contains current pin status $0013 RDRM x = 0 Pin output full drive = 1 Pin output 1/3 drive $0014 PERM x 0 = Pull-up/down disabled 1 = Pull-up/down enabled $0015 PPSM x 0 = Port S pin x has pull-up 1 = Port S pin x has pull-down $0016 PPSM x 0 = Push-pull output 1 = Open-drain output

Port P Registers Address Offset $0018 A read returns latched value when configured for output or value at the input pin when when configured as input. PTP - Port P I/O Reg. DDRP - Port P Direction Reg. PTIP- Port P Input Reg. RDRP - Port P Reduced Drive Reg. PERP - Port P Pull Device Enable Reg. PPSP - Port P Polarity Select Reg. PIEP - Port P Interrupt PIFP - Port P Interrupt Flag Reg. Note: If both PWM and SPI are enabled, PWM functionality takes precedence $001A DDRP x = 0 Pin is Input = 1 Pin is Output $0019 Contains current pin status $001B RDRP x = 0 Pin output full drive = 1 Pin output 1/3 drive $001C PERP x 0 = Pull-up/down disabled 1 = Pull-up/down enabled $001D PPSP x 0 = Falling edge on pin x sets corresponding PIFP Flag. (Pull-up device connected) 1 = Rising edge on pin x sets corresponding PIFP flag. (Pull-down device connected) $001E PIEP x 0= Interrupt disabled 1 = Interrupt Enabled $001F PIFP x Interrupt Flag Write ‘1’ to clear

Port H Registers Address Offset $0020 A read returns latched value when configured for output or value at the input pin when when configured as input. PTH - Port H I/O Reg. DDRH - Port H Direction Reg. PTIH- Port H Input Reg. RDRH - Port H Reduced Drive Reg. PERH - Port H Pull Device Enable Reg. PPSH - Port H Polarity Select Reg. PIEH - Port H Interrupt PIFH - Port H Interrupt Flag Reg. $0022 DDRH x = 0 Pin is Input = 1 Pin is Output $0021 Contains current pin status $0023 RDRH x = 0 Pin output full drive = 1 Pin output 1/3 drive $0024 PERP x 0 = Pull-up/down disabled 1 = Pull-up/down enabled $0025 PPSH x 0 = Falling edge on pin x sets corresponding PIFH Flag. (Pull-up device connected) 1 = Rising edge on pin x sets corresponding PIFH flag. (Pull-down device connected) $0026 PIEH x 0= Interrupt disabled 1 = Interrupt Enabled $0027 PIFH x Interrupt Flag Write ‘1’ to clear

Port J Registers Address Offset $0028 A read returns latched value when configured for output or value at the input pin when when configured as input. PTJ - Port J I/O Reg. DDRJ - Port J Direction Reg. PTIJ- Port J Input Reg. RDRJ - Port J Reduced Drive Reg. PERJ - Port J Pull Device Enable Reg. PPSJ - Port J Polarity Select Reg. PIEJ - Port J Interrupt PIFJ - Port J Interrupt Flag Reg. Note: If both CAN4 and IIC are enabled, CAN Functionality takes precedence $002A DDRJ x = 0 Pin is Input = 1 Pin is Output $0029 Contains current pin status $002B RDRJ x = 0 Pin output full drive = 1 Pin output 1/3 drive $002C PERJ x 0 = Pull-up/down disabled 1 = Pull-up/down enabled $002D PPSJ x 0 = Falling edge on pin x sets corresponding PIFH Flag. (Pull-up device connected) 1 = Rising edge on pin x sets corresponding PIFH flag. (Pull-down device connected) $002E PIEJ x 0= Interrupt disabled 1 = Interrupt Enabled $002F PIFJ x Interrupt Flag Write ‘1’ to clear

HCS12 PIM - Rerouting