3-bit calculator using 7-segment LEDs

Slides:

Advertisements

Similar presentations

ADDER, HALF ADDER & FULL ADDER

Advertisements

7-Segment Displays Lecture L6.1 Section 6.3. Turning on an LED.

Seven Segment Display. What's A 7-Segment Display? A 7-segment display is a package with 7 bar-shaped LEDs arranged to allow the display of many useful.

Full Adder Display. Topics A 1 bit adder with LED display Ripple Adder Signed/Unsigned Subtraction Hardware Implementation of 4-bit adder.

Binary Counters Module M10.3 Section 7.2. Counters 3-Bit Up Counter 3-Bit Down Counter Up-Down Counter.

©2004 Brooks/Cole FIGURES FOR CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES Click the mouse to move to the next page. Use the ESC key.

Subtractors Module M8.2 Section 6.2. Subtractors Half Subtractor Full Subtractor Adder/Subtractor - 1 Adder/Subtractor - 2.

Code Converters Module M7.1 Section 6.5. Code Converters Binary-to-BCD Converters ABEL TRUTH_TABLE Command.

7-Segment Displays Module M7.2 Section 6.5. Turning on an LED Common Anode.

Chapter 3 Combinational Logic Design

EE42/100 Fall 2005 Prof. Fearing 1 Week 12/ Lecture 21 Nov. 15, Overview of Digital Systems 2.CMOS Inverter 3.CMOS Gates 4.Digital Logic 5.Combinational.

Lab 6 :Digital Display Decoder: 7 Segment LED display Slide #2 Slide #3 Slide #4 Slide #5 Slide #6 Slide #7 Display Decoder Fundamentals LT Control Input.

Rise and rise again until lambs become lions 授課老師：伍紹勳課程助教：邱麟凱、江長庭.

Part 2: DESIGN CIRCUIT. LOGIC CIRCUIT DESIGN x y z F F = x + y’z x y z F Truth Table Boolean Function.

Figure to-1 Multiplexer and Switch Analog

Binary Addition Addition Rules: = = = = = carry 1 1 carry 1 Example 1: Example 2:

Adders and Multipliers Review. ARITHMETIC CIRCUITS Is a combinational circuit that performs arithmetic operations, e.g. –Addition –Subtraction –Multiplication.

Programmable Logic Architecture Verilog HDL FPGA Design Jason Tseng Week 5.

Logic Function Optimization. Combinational Logic Circuit Regular SOP and POS designs Do not care expressions Digital logic circuit applications Karnaugh.

Binary Addition Section 4.5. Binary Addition Example.

KARNAUGH MAP – Digital Circuit 1 Choopan Rattanapoka.

Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.

Lecture # 11 University of Tehran

Number System. Popular number systems Decimal. (Base 10). The system that we humans are most familiar with. Binary. (Base 2). Octal. (Base 8). Hexadecimal.

Module 9.  Digital logic circuits can be categorized based on the nature of their inputs either: Combinational logic circuit It consists of logic gates.

CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

ENG2410 Digital Design LAB #5 Modular Design and Hierarchy using VHDL.

COE 202 Introduction to Verilog Computer Engineering Department College of Computer Sciences and Engineering King Fahd University of Petroleum and Minerals.

Microcontrollers Module 3: Digital Display. 7 – Segment Display A seven-segment display (SSD), or seven- segment indicator, is a form of electronic display.

Introduction to Microprocessors Chapter 2. Decimal or Base 10 Numbers  Have ten different digits (0-9)  It is a weighted number system. Each position.

Introduction to Combinational Verilog EECS270 rev 9/25/12.

Dept. of Electrical and Computer Eng., NCTU 1 Lab 4. BCD Adder Presenter: Chun-Hsien Ko Contributors: Chung-Ting Jiang and Lin-Kai Chiu.

1 CS 151: Digital Design Chapter 3: Combinational Logic Design 3-1Design Procedure CS 151: Digital Design.

CEC 220 Digital Circuit Design

ECE 320 Homework #4 1. Using 8 data input selector logic (MUX), implement the following two functions: a) F(A,B,C)=S 0 S 2 S 3 S 5 b) F(A,B,C,D)=P 0 +P.

Combinational Circuit Design. Digital Circuits Combinational CircuitsSequential Circuits Output is determined by current values of inputs only. Output.

Digital Design Lecture 8 Combinatorial Logic (Continued)

Multiplexers & Decoders By: Jason Pitts CS 147 Spring 2010.

Decoders A decoder is a logic circuit that detects the presence of a specific combination of bits at its input. Two simple decoders that detect the presence.

Decoder Chapter 12 Subject: Digital System Year: 2009.

Digital Circuits Design Chin-Sung Lin Eleanor Roosevelt High School.

LAB #5 Modular Design and Hierarchy using VHDL

This chapter in the book includes: Objectives Study Guide

This chapter in the book includes: Objectives Study Guide

Instructor: Alexander Stoytchev

Part 4 Combinational Logic.

Combinational Circuit Design

Dept. of Electrical and Computer Eng., NCTU

This chapter in the book includes: Objectives Study Guide

Chapter 4 Combinational Logic

Week 3 Logic will get you from A to B. Imagination will take you everywhere. Albert Einstein.

Logic Design Review – 2 Basic Combinational Circuits

Week 5, Verilog & Full Adder

CSCE 211: Digital Logic Design

CSCE 211: Digital Logic Design

Analog-to-Digital Converters

Week 7: Gates and Circuits: PART II

COE 202 Introduction to Verilog

Number Systems and Circuits for Addition

Introduction to Digital System and Microprocessor Design

Week 10, Finite State Machine

CSCE 211: Digital Logic Design

CSCE 211: Digital Logic Design

Digital System Design Combinational Logic

Prof. Onur Mutlu ETH Zurich Spring March 2019

Prof. Onur Mutlu ETH Zurich Spring March 2019

Week 6, Multiplexer & Demultiplexer

Half & Full Subtractor Half Subtractor Full Subtractor.

Half & Full Subtractor Half Subtractor Full Subtractor.

Week 3 Logic will get you from A to B. Imagination will take you everywhere. Albert Einstein.

Presentation transcript:

3-bit calculator using 7-segment LEDs 7-Segment Controller 3-bit calculator using 7-segment LEDs Inhwan Lee, Youngtaek Oh, Daehyun Ahn (inhwan301, koyt1126, daehyun.ahn)@postech.ac.kr April 3, 2017 1/9

Decimal to Binary Decoding Outline Decimal to Binary Decoding Input : Two operand(0~7) Output : 7-segment in double figures 3-bit Adder

Input Using Bus Switch Mapping each switch to one digit (0~7) 2/9

Decoding input to Binary Input using 8 switches representing 0~7 Need to decode inputs to binary to use 3-bit adder Input Output Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 1 3/9

‘parameter’ command in Verilog Method to define constant in module Can’t use as a variable Make readability higher 4/9

3-bit calculator Use Codes from Week4’s Lab 5/9

Output 7-Segment LED Array Cannot use multiple 7-segments at once because constraint of the number of I/O pins Input each digit segment from a to g Set seg_com for each digit Express the full number by afterimage effect 6/9

Output Source Code bringing up multiple letters on 7-Segments (output : bA) 7/9

I/O Pin Planning Switch1 Xilinx Switch2 1 W15 AD12 2 AA13 AC11 3 AF13 4 AD15 W13 5 AE15 Y13 6 AA15 AE12 7 AB15 AF12 8 Y16 AB14 8/9

I/O Pin Planning Seg_out Xilinx Seg_com A AF5 #1 AD2 B AE5 #2 W2 C AB6 #3 W1 D AA6 #4 AB4 E K26 #5 AB3 F K25 #6 W6 G AC2 #7 W5 DP AC1 #8 W4 Clk A13 9/9