Clock MGTREFCLK VIRTEX7_A/B MGTREFCLK KINTEX7_C 110 MGT3 1 (9) 210

Slides:

Advertisements

Similar presentations

Μ TCA Crate Timing Receiver Crate Processor 100 MHz Clock Start/Info/Stop Bunch Veto FEE Status C+C Master FEE C+C Fanout Slave FEE 5MHz Clock Trigger.

Advertisements

GOLD Generic Opto Link Demonstrator Uli Schäfer 1.

Multiplying Decimals 1. Multiply 2. Move the decimal.

EMU Peripheral Backplane. Timing with the CCB’2004 M.Matveev Rice University April 26, 2004.

FC7 AMC FMC carrier for CMS

Equivalent Rational Expressions Example 1: When we multiply both the numerator and the denominator of a rational number by the same non-zero value, we.

GOLD Generic Opto Link Demonstrator Uli Schäfer 1.

UMD Jan Overview Fanout Card (in GLOBAL mode) Fanout Card (in CRATE mode) Fanout Card (in CRATE mode) Fanout Card (in CRATE mode) Unique board for.

CMS/HCAL/TriDas. Dec, 2003 HCAL TriDAS 1 Clocking Drew Baden University of Maryland December 2003.

Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.

Uli Schäfer JEM Status and plans Firmware Hardware status JEM1 Plans.

ATLAS SCT/Pixel TIM FDR/PRR 28 July 2004 Interfaces to ROD Crate Components - Matt Warren1 Physics & Astronomy HEP Electronics Matthew Warren John Lane,

Fraction Jeopardy LCMGCF It’s the same thing Add it up What’s left Multiply $100 $200 $300 $400 $500 $600 $700.

TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.

Preliminary Design Review: Hub Implementation Dan Edmunds, Wade Fisher, Yuri Ermoline, Philippe Laurens Michigan State University 01-Oct-2014.

You must follow the steps!

11/5/2015Mircea Bogdan1 Annie’s Central Card Status Report - 9/18/2015 The University of Chicago.

DAQ Link integration update A Navarro Tobar*, JM Cela Ruiz 10/2/2015.

Updated HBD FEM Diagram Clock Master Clock fanoutADC Optical out Backplane Crate GTM/Ethernet New Daughter card + DCM Test pulse.

Lesson 4-7 Example Example 1 Find 4.32 × Multiply the factors, ignoring the decimal points for now. 432 × 6 = 2592.

Rome 4 Sep 04. Status of the Readout Electronics for the HMPID ALICE Jose C. DA SILVA ALICE.

Divide. Evaluate power – 3 = – 3 EXAMPLE – 3 = 3 2 – – 3 = 6 – 3 Multiply. Evaluate expressions Multiply and divide from.

The ALICE Central Trigger Processor (CTP) Upgrade Marian Krivda 1) and Jan Pospíšil 2) On behalf of ALICE collaboration 1) University of Birmingham, Birmingham,

4x4 4 8x LVDS on HDMI ( 8x LVDS on SMA ? ) 8x LVDS on HDMI LVDS on SMA LVTTL on Lemo NIM on Lemo LVDS on SMA 4x LVDS on SMA 4x NIM on Lemo 2x NIM on Lemo.

Scientific Notation. Writing Scientific Notation Writing 1.A number between 0 and 10.

40 Minutes Left.

Countdown Clock 60-minute version

Conversions % Multiply by a special form of 1 Divide 2 by 5

FPGA Ethernetlink to DAQ level translation SMA/ LEMO RJ45 TLU Virtex 6 6 HDMI fanout HDMI OUT e.g. DCC-fanout HDMI IN Xilinx ML605-Board global clock trigger.

GOLD TESTS (Virtex-6) ● Jitter analysis on cleaned TTC clock ( σ = 2.9 ps) ● Signal integrity: sampled in several positions along the chain ● MGT and o/e.

DAQ PC CALICE DAQ architecture Detector Unit : ASICs DIF : Detector InterFace connects Generic DAQ and services LDA : Link / Data Aggregator – fanout /

E. Hazen - DTC1 DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University.

ATCA LLP CARRIER BLOCK DIAGRAMS LAST UPDATE 20/12/2006 ISOCRATE R.

L1Topo Hardware Status & Plans Uli Schäfer 1 B.Bauß, V.Büscher, U.Schäfer, E.Simioni, S.Tapprogge, A. Vogel.

E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.

E. Hazen -- Upgrade Week1 AMC13 Project Status E. Hazen - Boston University for the CMS Collaboration.

E. Hazen -- xTCA IG1 AMC13 Project Status E. Hazen - Boston University for the CMS Collaboration.

E. Hazen -- Upgrade Week1 HCAL uTCA Readout Plan E. Hazen - Boston University for the CMS HCAL Collaboration.

10/28/09E. Hazen FNAL Workshop1 HCAL DAQ / Timing / Controls Module Eric Hazen, Shouxiang Wu Boston University.

E. Hazen -- Upgrade Meetings1 AMC13 Project DAQ and TTC Integration For MicroTCA in CMS Status Report E. Hazen - Boston University for the CMS.

E. Hazen -- Upgrade Week1 MicroTCA Common Platform For CMS Working Group E. Hazen - Boston University for the CMS Collaboration.

DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University

26 Sept 2013E. Hazen - TWEPP / AMC13 Module CMS MicroTCA Overview E. Hazen – Boston University Representing the work of J. Rohlf, S.X. Wu, A. Heister,

MGT 230 Complete Class To purchase this material click on below link 230/MGT-230-Complete-Class. For more classes visit.

MGT 307 Complete Class To purchase this material click on below link 307/MGT-307-Complete-Class. For more classes visit.

MGT 311 Complete Class To purchase this material click on below link 311/MGT-311-Complete-Class. For more classes visit.

MGT 330 Complete Class To purchase this material click on below link 330/MGT-330-Complete-Class. For more classes visit.

1. Multiply 2. Move the decimal

Clock Configuration for GBT Application

AMC13 Project Status E. Hazen - Boston University

DAQ and TTC Integration For MicroTCA in CMS

AMC13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University

The First HCAL Readout Schedule! (7/22/99 UMD meeting)

AMC13 Status Report AMC13 Update.

The Implementation of the Burst Building Network for the EMC

Task T - CMS at LHC Global Calorimeter Trigger

MicroTCA Common Platform For CMS Working Group

MicroTCA Common Platform For CMS Working Group

DAC37J82 Settings Kang Hsia.

ECAL OD Electronic Workshop 7-8/04/2005

DAQ Interface for uTCA E. Hazen - Boston University

Matrix Processor / Backplane Design Details

ATCA carrier layout 10/100 GTS /SEGMENT Config PLD CORE /SEGMENT

Multiplying & Dividing by Powers of Ten

PCB-1 HEADER / CONNECTOR

clock DELAY CPLD RS232 DEBUG 4x 8way DIL CLOCK ~50 MHz ASYNC SW

Percents and Decimals Objective:

÷ 5 = 29 How many 5s are there in 1? Great!

÷ 2 = 24 How many 2s are there in 4?

Multiplying Up.

Presentation transcript:

Clock MGTREFCLK VIRTEX7_A/B MGTREFCLK KINTEX7_C 110 MGT3 1 (9) 210 MGT3 1 (9) 210 5 (13) 1 MGT4 111 MGT1 211 MGT2 112 212 113 2 (10) 213 6 (14) 114 214 115 215 116 3 (11) 216 7 (15) 17 117 217 18 118 4 (12) 218 8 (16) MGT5 MGT6 119 219 quarz ttc local

MGT1_A MGT1_CLK_P/N<16..1> MGT1_B MGT2_A FANOUT 1 to 4 LEFT CLOCK FANOUT 1 to 4 VIRTEX7_A FANOUT 1 to 4 RIGHT MGT1_CLK_P/N<16..1> MGT1_B FANOUT 1 to 4 LEFT CLOCK FANOUT 1 to 4 VIRTEX7_B FANOUT 1 to 4 RIGHT MGT2_A FANOUT 1 to 4 LEFT CLOCK FANOUT 1 to 4 VIRTEX7_A FANOUT 1 to 4 RIGHT MGT2_CLK_P/N<16..1> MGT2_B FANOUT 1 to 4 LEFT CLOCK FANOUT 1 to 4 VIRTEX7_B FANOUT 1 to 4 RIGHT

MGT3_CLK_P/N<20..1> MGT3 LHC CLOCK FANOUT 1 to 4 VIRTEX7_A SFP LEFT VIRTEX7_A SFP MPX TTCdec JITTERCLEANER Multiplier Diff. FANOUT 1 to 6 Diff. FANOUT 1 to 4 RIGHT Backplane FANOUT 1 to 4 LEFT VIRTEX7_B SMA FANOUT 1 to 4 RIGHT LHC CLOCK FANOUT 1 to 4 KINTEX7_C

MGT4_A MGT4_CLK_P/N<20..1> MGT4_B MGT5 MGT6 FANOUT 1 to 4 FANOUT LEFT CLOCK FANOUT 1 to 4 VIRTEX7_A FANOUT 1 to 4 RIGHT MGT4_CLK_P/N<20..1> MGT4_B FANOUT 1 to 4 LEFT CLOCK FANOUT 1 to 4 VIRTEX7_B FANOUT 1 to 4 RIGHT FANOUT 1 to 4 KINTEX7_C MGT5 CLOCK 40MHz KINTEX7_C MGT6 CLOCK 125MHz KINTEX7_C

GCK1 GCK2 Virtex7_A Virtex7_B Kintex7_C FANOUT 1 to 4 LHC Clock 40.08MHz FANOUT 1 to