Chapter 3 Gate-level Minimization.

Slides:



Advertisements
Similar presentations
Digital Logic Design Gate-Level Minimization
Advertisements

CS 121 Digital Logic Design
Combinational Logic Circuits Chapter 2 Mano and Kime.
Gate-Level Minimization
K-Map Simplification COE 202 Digital Logic Design Dr. Aiman El-Maleh
Based on slides by: Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 8 – Systematic Simplification.
Gate-Level Minimization. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
Circuit Optimization Goal: To obtain the simplest implementation for a given function Optimization is a more formal approach to simplification that is.
CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.
Computer Engineering (Logic Circuits) (Karnaugh Map)
Introduction Gate-level minimization refers to the design task of finding an optimal gate-level implementation of Boolean functions describing a digital.
SYEN 3330 Digital Systems Jung H. Kim Chapter SYEN 3330 Digital Systems Chapter 2 – Part 5.
CSCE 211: Digital Logic Design
Overview Part 2 – Circuit Optimization 2-4 Two-Level Optimization
Department of Computer Engineering
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. K-Map (1)  Karnaugh Mapping is used to minimize the number of logic gates that are required in a digital circuit.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
D IGITAL L OGIC D ESIGN I G ATE -L EVEL M INIMIZATION.
Optimization Algorithm
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. Circuit Optimization Logic and Computer Design Fundamentals.
Chapter 3 Gate-Level Minimization
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
ECE 3110: Introduction to Digital Systems Symplifying Products of sums using Karnaugh Maps.
Combinational Logic Part 2: Karnaugh maps (quick).
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
Gate-level Minimization
Computer Engineering (Logic Circuits) (Karnaugh Map)
Chapter3: Gate-Level Minimization Part 1 Origionally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
Chapter 3 The Karnaugh Map
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
Ahmad Almulhem, KFUPM 2010 COE 202: Digital Logic Design Combinational Logic Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
ENG241 Digital Design Week #2 Combinational Logic Circuits.
Chap 2. Combinational Logic Circuits
Conversion from one number base to another Binary arithmetic Equation simplification DeMorgan’s Laws Conversion to/from SOP/POS Reading equations from.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC
ECE/CS 352 Digital System Fundamentals1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 2 – Part 5 Tom Kaminski & Charles R. Kime.
Karnaugh Map (K-Map) By Dr. M. Khamis Mrs. Dua’a Al Sinari.
1 Gate Level Minimization EE 208 – Logic Design Chapter 3 Sohaib Majzoub.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 Topic 4: Cost of Logic Circuits and Karnaugh Maps José Nelson Amaral.
ECE 301 – Digital Electronics Minimizing Boolean Expressions using K-maps, The Minimal Cover, and Incompletely Specified Boolean Functions (Lecture #6)
Speaker: Fuw-Yi Yang 楊伏夷 伏夷非征番, 道德經 察政章(Chapter 58) 伏者潛藏也
CHAPTER 3 Simplification of Boolean Functions
ECE 2110: Introduction to Digital Systems
Computer Organisation
3-7 Other Two-level Implementations
ECE 3110: Introduction to Digital Systems
CS 352 Introduction to Logic Design
CSCE 211: Digital Logic Design
Digital Logic and Design
CSCE 211: Digital Logic Design
Optimized Implementation of Logic Function
CSCE 211: Digital Logic Design
CSCE 211: Digital Logic Design
CSCE 211: Digital Logic Design
ECE 331 – Digital System Design
CHAPTER 5 KARNAUGH MAPS 5.1 Minimum Forms of Switching Functions
Optimization Algorithm
Karnaugh Maps Introduction Venn Diagrams 2-variable K-maps
Digital Logic Design I Gate-Level Minimization
SYEN 3330 Digital Systems Chapter 2 – Part 5 SYEN 3330 Digital Systems.
CSCE 211: Digital Logic Design
COE 202: Digital Logic Design Combinational Logic Part 3
Minimization of Switching Functions
Overview Part 2 – Circuit Optimization
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
CSCE 211: Digital Logic Design
ECE 331 – Digital System Design
Computer Architecture
Presentation transcript:

Chapter 3 Gate-level Minimization

Simplification Using Prime Implicants A Prime Implicant is a product term obtained by combining the maximum possible number of adjacent squares in the map into a rectangle with the number of squares a power of 2. A prime implicant is called an Essential Prime Implicant if it is the only prime implicant that covers (includes) one or more minterms. Prime Implicants and Essential Prime Implicants can be determined by inspection of a K-Map.

1

Example of Prime Implicants Find ALL Prime Implicants CD ESSENTIAL Prime Implicants C 1 B D A 1 B C D A D B D B C B Minterms covered by single prime implicant BD BD AD B A

Prime Implicant Practice Find all prime implicants for: F (W,X,Y,Z) = (0,2,3,8,9,10,11,12,13,14,15) X Y Z W 1 1 1 Prime implicants are: W, X‘Y, and X‘Z‘ Note that all of these prime implicants are essential. 1 1 1 1 1 1 1 1 Prime implicants are: W, X‘Y, and X‘Z‘ Note that all of these prime implicants are essential.

Another Example Find all prime implicants for: G(W,X,Y,Z) = (0,2,3,4,7,12,13,14,15) Hint: There are seven prime implicants! X Y Z W 1 1 1 1 1 Prime Implicants are WX, XY’Z', W’Y’Z', W’X’Z', W’X’Y, W’YZ, XYZ. There is only one essential prime implicant: WX. 1 1 1 1 Prime Implicants are WX, XY’Z', W’Y’Z', W’X’Z', W’X’Y, W’YZ, XYZ. There is only one essential prime implicant: WX.

3-4 Five-Variable Map

Example 3-7

3-5 Product-of-Sums Simplification E.g. Simplify the following Boolean function in product- of-sums form F(A,B,C,D)= m(0,1,2,5,8,9,10) Mark with 1’s the minterms of F. Mark the remaining squares with 0’s. These represent F’. Find the simplified F’. F’ = AB + CD + BD’ Complement 3 to obtain a simplified F in product-of- sums form F = (A’ + B’)(C’ + D’) (B’ +D)

Product-of-Sums Simplification Simplify : F= (0,1,2,5,8,9,10) in Product-of-Sums Form Mark with 0’s the Maxterms of F Combine 0’s to obtain a simplified F’ in SOP. Complement 2 to obtain a simplified F in POS. A D C B F’ = AB + CD + BD’ F = (A’+B’)(C’+D’)(B’+D) F’ = AB + CD + BD’ F = (A’+B’)(C’+D’)(B’+D)

Example 3-8 Simply Boolean function F(A, B, C, D) =(0, 1, 2,5, 8, 9, 10) in (a) sum of products and (b) product of sums (b) (a) F = B’D’ 1. Obtain simplified complemented function: + B’C‘ F’ = AB + CD+BD’ + A’C’D 2. Applying DeMorgan’s theorem to obtain F F = (A’ + B’) (C’+D’) (B’ + D)

Gate Implementation for Example 3-8

F(x, y, z) = (1, 3, 4, 6) = (0, 2, 5, 7) F(x, y, z) = (1, 3, 4, 6) = (0, 2, 5,7) F = x’z + xz‘ F’ = xz + x’z’  F = (x’ + z’)(x + z)

3.6 Don't Cares Condition Sometimes a function table or map contains entries for which it is known: the input values for the minterm will never occur, or The output value for the minterm is not used In these cases, the output value need not be defined Instead, the output value is defined as a “don't care” By placing “don't cares” ( an “x” entry) in the function table or map, the cost of the logic circuit may be lowered. Example 1: A logic function having the binary codes for the BCD digits as its inputs. Only the codes for 0 through 9 are used. The six codes, 1010 through 1111 never occur, so the output values for these codes are “x” to represent “don’t cares.”

Example 3-9 product of sums?