Fault Collapsing via Functional Dominance

Slides:



Advertisements
Similar presentations
Weighted Random and Transition Density Patterns for Scan-BIST Farhana Rashid* Vishwani D. Agrawal Auburn University ECE Department, Auburn, Alabama
Advertisements

An Algorithm for Diagnostic Fault Simulation Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama USA 13/29/2010IEEE LATW 10.
10/28/2009VLSI Design & Test Seminar1 Diagnostic Tests and Full- Response Fault Dictionary Vishwani D. Agrawal ECE Dept., Auburn University Auburn, AL.
9-Oct-2002Prasad et al., ITC'021 A New Algorithm for Global Fault Collapsing into Equivalence and Dominance Sets A. V. S. S. Prasad Agere Systems, Bangalore.
Partial Implications, etc.
3/30/05Agrawal: Implication Graphs1 Implication Graphs and Logic Testing Vishwani D. Agrawal James J. Danaher Professor Dept. of ECE, Auburn University.
Jan. 29, 2002Gaur, et al.: DELTA'021 A New Transitive Closure Algorithm with Application to Redundancy Identification Vivek Gaur Avant! Corp., Fremont,
Diagnostic Test Generation and Fault Simulation Algorithms for Transition Faults Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama
A Diagnostic Test Generation System Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama USA Nov. 3rdITC
Reduced Complexity Test Generation Algorithms for Transition Fault Diagnosis Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama USA.
6/11/2015A Fault-Independent etc…1 A Fault-Independent Transitive Closure Algorithm for Redundancy Identification Vishal J. Mehta Kunal K. Dave Vishwani.
Parallel Pattern Single Fault Propagation for Combinational Circuits VLSI Testing (ELEC 7250) Submitted by Blessil George, Jyothi Chimakurthy and Malinky.
Dec. 19, 2005ATS05: Agrawal and Doshi1 Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849,
Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849, USA Vishwani D. Agrawal Alok S. Doshi.
Sep. 30, 2003Agrawal: ITC'031 Fault Collapsing Via Functional Dominance Vishwani D. Agrawal Rutgers University, ECE Dept., Piscataway, NJ 08854, USA
August 29, 2003Agrawal: VDAT'031 It is Sufficient to Test 25% of Faults Vishwani D. Agrawal Rutgers University, ECE Dept., Piscataway, NJ 08854, USA
4/20/2006ELEC7250: Alexander 1 LOGIC SIMULATION AND FAULT DIAGNOSIS BY JINS DAVIS ALEXANDER ELEC 7250 PRESENTATION.
Nov. 8, 001Low-Power Design Digital Circuit Design for Minimum Transient Energy Vishwani D. Agrawal Circuits and Systems Research Lab, Agere Systems (Bell.
Spring 07, Feb 8 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Logic Equivalence Vishwani D. Agrawal James J.
Hierarchical Fault Collapsing for Logic Circuits Thesis Advisor:Vishwani D. Agrawal Committee Members:Victor P. Nelson, Charles E. Stroud Dept. of ECE,
Jan. 9, 2007 VLSI Design Conference Spectral RTL Test Generation for Microprocessors Nitin Yogi and Vishwani D. Agrawal Auburn University Department.
Dec. 29, 2005Texas Instruments (India)1 Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849,
1 Oct 24-26, 2006 ITC'06 Fault Coverage Estimation for Non-Random Functional Input Sequences Soumitra Bose Intel Corporation, Design Technology, Folsom,
Spring 07, Mar 8 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Timing Verification and Optimization Vishwani D.
1 Fault Nodes in Implication Graph for Equivalence/Dominance Collapsing, and Identifying Untestable and Independent Faults R. Sethuram
Using Hierarchy in Design Automation: The Fault Collapsing Problem Raja K. K. R. Sandireddy Intel Corporation Hillsboro, OR 97124, USA
Independence Fault Collapsing
Using Contrapositive Law to Enhance Implication Graphs of Logic Circuits Kunal K Dave Master’s Thesis Electrical & Computer Engineering Rutgers University.
Using Hierarchy in Design Automation: The Fault Collapsing Problem Raja K. K. R. Sandireddy Intel Corporation Hillsboro, OR 97124, USA
May 13, 2005Sandireddy & Agrawal: Hierarchy in Fault Collapsing 1 Use of Hierarchy in Fault Collapsing Raja K. K. R. Sandireddy Intel Corporation Hillsboro,
Jan. 6, 2006VLSI Design '061 On the Size and Generation of Minimal N-Detection Tests Kalyana R. Kantipudi Vishwani D. Agrawal Department of Electrical.
Independence Fault Collapsing and Concurrent Test Generation Thesis Advisor: Vishwani D. Agrawal Committee Members: Victor P. Nelson, Charles E. Stroud.
Oct. 5, 2001Agrawal, Kim and Saluja1 Partial Scan Design With Guaranteed Combinational ATPG Vishwani D. Agrawal Agere Systems Processor Architectures and.
Dominance Fault Collapsing of Combinational Circuits By Kalpesh Shetye & Kapil Gore ELEC 7250, Spring 2004.
Jan. 11, '02Kim, et al., VLSI Design'021 Mutiple Faults: Modeling, Simulation and Test Yong C. Kim University of Wisconsin, Dept. of ECE, Madison, WI 53706,
March 6, th Southeastern Symposium on System Theory1 Transition Delay Fault Testing of Microprocessors by Spectral Method Nitin Yogi and Vishwani.
Using Contrapositive Law in an Implication Graph to Identify Logic Redundancies Kunal K. Dave ATI Research INC. Vishwani D. Agrawal Dept. of ECE, Auburn.
Diagnostic and Detection Fault Collapsing for Multiple Output Circuits Raja K. K. R. Sandireddy and Vishwani D. Agrawal Dept. Of Electrical and Computer.
April 3, 2003Agrawal: Fault Collapsing1 Hierarchical Fault Collapsing; Functional Equivalences and Dominances Vishwani D. Agrawal Rutgers University, Dept.
November 25Asian Test Symposium 2008, Nov 24-27, Sapporo, Japan1 Sequential Circuit BIST Synthesis using Spectrum and Noise from ATPG Patterns Nitin Yogi.
ELEC 7950 – VLSI Design and Test Seminar
July 10, th VLSI Design and Test Symposium1 BIST / Test-Decompressor Design using Combinational Test Spectrum Nitin Yogi Vishwani D. Agrawal Auburn.
Speaker: Nansen Huang VLSI Design and Test Seminar (ELEC ) March 9, 2016 Simulation-Based Equivalence Checking.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 61 Lecture 6 Logic Simulation n What is simulation? n Design verification n Circuit modeling n True-value.
Structural style Modular design and hierarchy Part 1
VLSI Testing Lecture 5: Logic Simulation
Lecture 12 Analysis of Clocked Sequential Network
VLSI Testing Lecture 5: Logic Simulation
Vishwani D. Agrawal Department of ECE, Auburn University
Definition Partial-scan architecture Historical background
Lecture 13 Sequential Circuit ATPG Time-Frame Expansion
VLSI Testing Lecture 7: Combinational ATPG
Lecture 10 Sequential Circuit ATPG Time-Frame Expansion
ELEC Digital Logic Circuits Fall 2014 Logic Testing (Chapter 12)
ELEC 7770 Advanced VLSI Design Spring 2012 Retiming
Structural style Modular design and hierarchy Part 1
Vishwani D. Agrawal James J. Danaher Professor
Automatic Test Generation for Combinational Circuits
VLSI Testing Lecture 8: Sequential ATPG
ELEC 7770 Advanced VLSI Design Spring 2014 Technology Mapping
ELEC 7770 Advanced VLSI Design Spring 2016 Technology Mapping
Fault Models, Fault Simulation and Test Generation
A Primal-Dual Solution to Minimal Test Generation Problem
VLSI Testing Lecture 7: Combinational ATPG
Testing in the Fourth Dimension
ELEC 7770 Advanced VLSI Design Spring 2016 Retiming
VLSI Testing Lecture 3: Fault Modeling
ELEC Digital Logic Circuits Fall 2015 Logic Testing (Chapter 12)
Theorems on Redundancy Identification
A Random Access Scan Architecture to Reduce Hardware Overhead
Presentation transcript:

Fault Collapsing via Functional Dominance Vishwani D. Agrawal Rutgers University, Dept. of ECE, Piscataway, New Jersey, USA vishwani02@yahoo.com http://cm.bell-labs.com/cm/cs/who/va A. V. S. S. Prasad and M. V. Atre Agere Systems, Bangalore, India May 15, 2003 Agrawal et al.: Fault Collapsing

Test Vector Generation Flow DUT Generate fault list Collapse fault list Generate test vectors Fault Model Required fault coverage May 15, 2003 Agrawal et al.: Fault Collapsing

Agrawal et al.: Fault Collapsing Background Single stuck-at fault model is the most popularly used model. Two faults f1 and f2 are equivalent if the same tests detect f1 and f2 (f1=f2) If all tests of fault f2 also detect fault f1, then f1 is said to dominate f2 (f2f1). a0 = b0 = c0 : Equivalence a1  c1 : Dominance b1  c1 : Dominance a0 a1 c0 c1 b0 b1 May 15, 2003 Agrawal et al.: Fault Collapsing

Agrawal et al.: Fault Collapsing Background Both equivalence and dominance relations are transitive in nature. [ (f1  f2) and (f2  f3) => (f1  f3) ] If f1 dominates f2 and f2 dominates f1 then f1 and f2 are equivalent. [ (f1  f2) and (f2  f1) => (f1 = f2) ] Number of faults in a 2-input AND gate reduces from 6 to 4 (by equivalence) and to 3 (by dominance) collapsing. Example: c6288, #faults =12576 #equ. = 7744 (0.62), #dom. = 5824 (0.46) May 15, 2003 Agrawal et al.: Fault Collapsing

Agrawal et al.: Fault Collapsing Problem Statement To devise a new method for fault collapsing with following attributes: A single procedure for equivalence and dominance Global analysis (independence from direction, and other choices, in collapsing) Use functional equivalences and dominances Hierarchical fault collapsing (collapsing in large circuits using pre-collapsed sub networks) May 15, 2003 Agrawal et al.: Fault Collapsing

Agrawal et al.: Fault Collapsing Dominance Graph A fault in the circuit is represented by a node in the graph. A directed edge from f2 to f1 indicates that f1 dominates f2 (f2 f1). Edges can represent either structural or functional relations. May 15, 2003 Agrawal et al.: Fault Collapsing

Agrawal et al.: Fault Collapsing Dominance Matrix Graph is represented as a connectivity matrix Each fault is assumed to be equivalent to itself Treats functional and structural relations identically (f1  f2) and (f2 f1) => f2 = f1. Appear as symmetrical components in the matrix (e.g., a0,b0,c0) #faults = 6 (dimension of dominance matrix) 2-input AND gate May 15, 2003 Agrawal et al.: Fault Collapsing

Agrawal et al.: Fault Collapsing Transitive Closure Transitive closure (TC) of the dominance matrix gives all dominance relations between faults. TC is computed by the O(n3) Floyd-Warshall algorithm, where n is the dimension of the dominance matrix. May 15, 2003 Agrawal et al.: Fault Collapsing

Agrawal et al.: Fault Collapsing Transitive Closure (F1  F2) and (F2  F3) => (F1  F3) F1 F2 F3   1 Transitive Closure F1 F2 F3   1 Graph May 15, 2003 Agrawal et al.: Fault Collapsing

Agrawal et al.: Fault Collapsing Example A D E B C Dominance Graph E0 E1 Transitive closure edges D0 C0 D1 C1 B0 A0 B1 A1 May 15, 2003 Agrawal et al.: Fault Collapsing

Agrawal et al.: Fault Collapsing Functional Dominance f1 Always 0 f0 f2 f1 dominates f2 May 15, 2003 Agrawal et al.: Fault Collapsing

Functional Equivalence Always 0 f0 f2 f1 dominates f2 and f2 dominates f1 May 15, 2003 Agrawal et al.: Fault Collapsing

Functional Equivalence Always 0 f2 f1 Always 0 f2 May 15, 2003 Agrawal et al.: Fault Collapsing

Agrawal et al.: Fault Collapsing XOR Circuit c1 h1 g1 g0 m0 i1 f1 Functional Equivalences : (c1,f1), (g1,h1,i1), (g0,m0), (d1,f0) and (e1,c0); additional dominances not shown May 15, 2003 Agrawal et al.: Fault Collapsing

Agrawal et al.: Fault Collapsing XOR Circuit Structural equivalence collapsing 16 faults May 15, 2003 Agrawal et al.: Fault Collapsing

Agrawal et al.: Fault Collapsing XOR Circuit Functional equivalence collapsing 10 faults May 15, 2003 Agrawal et al.: Fault Collapsing

Agrawal et al.: Fault Collapsing XOR Circuit Functional dominance collapsing 4 faults May 15, 2003 Agrawal et al.: Fault Collapsing

Agrawal et al.: Fault Collapsing Design Hierarchy Large designs are modular and hierarchical. Advantageous to store the fault information of repeated blocks in a library. When configured as a library cell the fault list includes cell PI & PO faults for transitivity. Top module B1 B1 B0 C0 C0 C0 C0 C1 C1 May 15, 2003 Agrawal et al.: Fault Collapsing

8-bit Ripple Carry Adder May 15, 2003 Agrawal et al.: Fault Collapsing

Fault Collapsing Using Functional Dominances of xor Number of collapsed faults Flat structural only Hierarchical with functional Equ. Dom. xor cell 24 16(0.63) 13(0.54) 10(0.41) 4(0.17) Full-adder 60 38(0.63) 30(0.50) 26(0.43) 14(0.23) 8-bit adder 466 290(0.62) 226(0.49) 194(0.42) 112(0.24) c499exp 2710 1574(0.58) 1210(0.45) 950(0.35) 586(0.22) Circuit name All faults May 15, 2003 Agrawal et al.: Fault Collapsing

Agrawal et al.: Fault Collapsing References A. Lioy, “Looking for Functional Equivalence,” Proc. ITC, 1991, pp. 858-863. A. V. S. S. Prasad, V. D. Agrawal and M. V. Atre, “A New Algorithm for Global Fault Collapsing into Equivalence and Dominance Sets,” Proc. ITC, 2002, pp. 391-397. H. Al-Asaad and R. Lee, “Simulation-Based Approximate Global Fault Collapsing,” Proc. Int. Conf. VLSI, 2002, pp. 72-77. V. D. Agrawal, A. V. S. S. Prasad and M. V. Atre, “Fault Collapsing via Functional Dominance,” Proc. ITC, 2003 (accepted). May 15, 2003 Agrawal et al.: Fault Collapsing

Agrawal et al.: Fault Collapsing Conclusion A new algorithm for global fault collapsing With functional equivalence number of faults for ATPG reduces Fault set reduced below 25% with functional dominances (Caution: fault coverage not correct when redundant faults are present) Library based hierarchical fault collapsing is a useful concept Further studies are being carried out on independent fault sets May 15, 2003 Agrawal et al.: Fault Collapsing