ECE 699: Lecture 3 ZYNQ Design Flow.

Slides:



Advertisements
Similar presentations
FPGA and ASIC Technology Comparison - 1 © 2009 Xilinx, Inc. All Rights Reserved FPGA and ASIC Technology Comparison, Part 2.
Advertisements

TOPIC : SYNTHESIS DESIGN FLOW Module 4.3 Verilog Synthesis.
ECOE 560 Design Methodologies and Tools for Software/Hardware Systems Spring 2004 Serdar Taşıran.
Fast FPGA Resource Estimation Paul Schumacher & Pradip Jha Xilinx, Inc.
CSE241 Formal Verification.1Cichy, UCSD ©2003 CSE241A VLSI Digital Circuits Winter 2003 Recitation 6: Formal Verification.
ECE 699: Lecture 2 ZYNQ Design Flow.
Implementation of DSP Algorithm on SoC. Mid-Semester Presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompaning engineer : Emilia Burlak.
Foundation and XACTstepTM Software
1 Chapter 7 Design Implementation. 2 Overview 3 Main Steps of an FPGA Design ’ s Implementation Design architecture Defining the structure, interface.
From Concept to Silicon How an idea becomes a part of a new chip at ATI Richard Huddy ATI Research.
Digital System Design EEE344 Lecture 1 INTRODUCTION TO THE COURSE
© 2011 Xilinx, Inc. All Rights Reserved Intro to System Generator This material exempt per Department of Commerce license exception TSU.
Delevopment Tools Beyond HDL
Xilinx Programmable Logic Development Systems Foundation ISE version 3
April 15, Synthesis of Signal Processing on FPGA Hongtao
ISE. Tatjana Petrovic 249/982/22 ISE software tools ISE is Xilinx software design tools that concentrate on delivering you the most productivity available.
Trigger design engineering tools. Data flow analysis Data flow analysis through the entire Trigger Processor allow us to refine the optimal architecture.
Chap. 1 Overview of Digital Design with Verilog. 2 Overview of Digital Design with Verilog HDL Evolution of computer aided digital circuit design Emergence.
Ch.9 CPLD/FPGA Design TAIST ICTES Program VLSI Design Methodology Hiroaki Kunieda Tokyo Institute of Technology.
ASIC/FPGA design flow. FPGA Design Flow Detailed (RTL) Design Detailed (RTL) Design Ideas (Specifications) Design Ideas (Specifications) Device Programming.
Foundation Express The HDL Value Leader. Xilinx Foundation Express The HDL Value Leader  Complete HDL Development Environment Best in Class EDA Tools.
Xilinx Development Software Design Flow on Foundation M1.5
Design Verification An Overview. Powerful HDL Verification Solutions for the Industry’s Highest Density Devices  What is driving the FPGA Verification.
Xilinx Programmable Logic Design Solutions Version 2.1i Designing the Industry’s First 2 Million Gate FPGA Drop-In 64 Bit / 66 MHz PCI Design.
1 Extending Atmel FPGA Flow Nikos Andrikos TEC-EDM, ESTEC, ESA, Netherlands DAUIN, Politecnico di Torino, Italy NPI Final Presentation 25 January 2013.
SPREE RTL Generator RTL Simulator RTL CAD Flow 3. Area 4. Frequency 5. Power Correctness1. 2. Cycle count SPREE Benchmarks Verilog Results 3. Architecture.
CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.
Lecture 2 1 ECE 412: Microcomputer Laboratory Lecture 2: Design Methodologies.
VHDL Project Specification Naser Mohammadzadeh. Schedule  due date: Tir 18 th 2.
IEEE ICECS 2010 SysPy: Using Python for processor-centric SoC design Evangelos Logaras Elias S. Manolakos {evlog, Department of Informatics.
ESL and High-level Design: Who Cares? Anmol Mathur CTO and co-founder, Calypto Design Systems.
STATEFLOW AND SIMULINK TO VERILOG COSIMULATION OF SOME EXAMPLES
Business Trends and Design Methodologies for IP Reuse Allen C.-H. Wu Department of Computer Science Tsing Hua University Hsinchu, Taiwan, R.O.C {
Xilinx Programmable Logic Development Systems Alliance Series version 3.
ECE 545 Project 2 Specification. Schedule of Projects (1) Project 1 RTL design for FPGAs (20 points) Due date: Tuesday, November 22, midnight (firm) Checkpoints:
ECE 545 Project 2 Specification. Project 2 (15 points) – due Tuesday, December 19, noon Application: cryptography OR digital signal processing optimized.
Introductory project. Development systems Design Entry –Foundation ISE –Third party tools Mentor Graphics: FPGA Advantage Celoxica: DK Design Suite Design.
Tools - Design Manager - Chapter 6 slide 1 Version 1.5 FPGA Tools Training Class Design Manager.
IMPLEMENTATION OF MIPS 64 WITH VERILOG HARDWARE DESIGN LANGUAGE BY PRAMOD MENON CET520 S’03.
FPGA CAD 10-MAR-2003.
What’s New in Xilinx Ready-to-use solutions. Key New Features of the Foundation Series 1.5/1.5i Release  New device support  Integrated design environment.
Ready to Use Programmable Logic Design Solutions.
WebPOWERED Software Solutions – Spring 2000 WebPOWERED CPLD Software Solutions SPRING OF CY2000.
ASIC/FPGA design flow. Design Flow Detailed Design Detailed Design Ideas Design Ideas Device Programming Device Programming Timing Simulation Timing Simulation.
1 2/1/99 Confidential Selling Xilinx Software vs. Altera Xilinx Academy February 24th, 1999.
Design with Vivado IP Integrator
A Brief Introduction to FPGAs
Using Vivado HLS.
Introduction to Vivado Design Suite
Xilinx Spartan-6 FPGA Board Setup
ASIC Design Methodology
Introduction to Programmable Logic
Xilinx Ready to Use Design Solutions
ENG3050 Embedded Reconfigurable Computing Systems
Chips4Makers Toolchain
332:437 Lecture 7 Verilog Hardware Description Language Basics
Programmable Logic Design Solutions
Embedded systems, Lab 1: notes
ECNG 1014: Digital Electronics Lecture 1: Course Overview
332:437 Lecture 7 Verilog Hardware Description Language Basics
Software Vision To Provide Designers The Advantages of….
HIGH LEVEL SYNTHESIS.
332:437 Lecture 7 Verilog Hardware Description Language Basics
Win with HDL Slide 4 System Level Design
THE ECE 554 XILINX DESIGN PROCESS
H a r d w a r e M o d e l i n g O v e r v i e w
Measuring the Gap between FPGAs and ASICs
THE ECE 554 XILINX DESIGN PROCESS
Xilinx CPLD Software Solutions
Xilinx Alliance Series
Presentation transcript:

ECE 699: Lecture 3 ZYNQ Design Flow

Required Reading The ZYNQ Book Chapter 3: Designing with Zynq (“How do I work with it?”) Xcell Journal Xilinx Unveils Vivado Design Suite for the Next Decade of ‘All Programmable’ Devices, by Mike Santarini, issue 79, Q2, 2012

Vivado Design Suite 4 years of development and 1 year of beta testing first version released in Summer 2012 scalable data model, supporting designs with up to 100 million ASIC gate equivalents (GEs) based on industry standards, such as AMBA AXI4 interconnect IP-XACT IP packaging metadata Tool Command Language (Tcl) Synopsys Design Constraints (SDC)

Productivity Gains Synthesis tool 3x faster than Xilinx XST Substantial improvement in runtime and maximum design size compared to Xilinx ISE Vivado Simulator 3x faster than Isim Much better visibility into key design metrics, such as timing, power, resource utilization, and routing congestion much earlier during the design process Estimates becomes progressively more accurate

Vivado vs. ISE vs. Competing Tools Source: Xcell, no. 79, 2012

Design Entry Methods VHDL, Verilog System Verilog C, C++ System C Matlab Simulink

Multidimensional Analytical Placer ISE: One-dimensional, timing-driven place-and-route algorithms Simulated annealing algorithms that determine randomly where the tool should place logic cells Does adequate job for FPGAs below 1 million GEs Vivado: Modern multidimensional analytic placement algorithm Deterministically finds a solution that primarily minimizes: timing, congestion, and wire length Better results, fewer iterations Efficient up to 100 million GEs

Vivado’s Multidimensional Optimization Source: Xcell, no. 79, 2012

Hierachical Chip Planning & Advantages of Standards ability to partition the design for processing by synthesis, implementation and verification divide-and-conquer team approach to big projects design preservation feature enabling repeatable timing results access to state of the art third-party EDA tools for tasks such as constraint generation formal verification static timing analysis

Power Optimization and Analysis capable of analyzing design logic and removing unnecessary switching activity advanced clock gating techniques up to 30% reduction in dynamic power power estimates at every stage of the design flow

Flow Automation, Not Flow Dictation GUI-based push-button flow GUI-based step-by-step analysis at each design stage Command line Batch

IP Packager, Integrator, and Extensible IP Catalog any part of the design (including the entire design) can be turned into a reusable core at any level of the design flow: RTL netlist placed netlist placed-and-routed netlist IP-XACT descriptions easy to integrate into future designs IP Packager specifies the IP data using XML file Extensible IP Catalog allows users to build their own standard repositories from IP they’ve created, licensed from Xilinx, or licensed from third-party vendors

High-Level Synthesis extensive evaluation of commercial tools for Electronic System Level (ESL) design (including study by research firm BDTI) 2010 acquisition of AutoESL Design Technologies, Inc. (25 employees) with flagship product AutoPilot Autopilot further developed and fully incorporated into Vivado Design Suite as Vivado HLS Design and verification orders of magnitude faster than at the RTL level Results dependent on the application domain

Hardware Description Language Vivado HLS High Level Language C, C++, System C Vivado HLS Hardware Description Language VHDL or Verilog 14 14

HLS-Based Development and Benchmarking Flow Physical Implementation Reference Implementation in C Manual Modifications (pragmas, tweaks) Test Vectors HLS-ready C code High-Level Synthesis Functional Verification HDL Code Post Place & Route Results Physical Implementation FPGA Tools Timing Verification Netlist 15

Vivado HLS 16 16

Zynq Development Setup Source: The Zynq Book

Basic Design Flow for Zynq SoC Source: The Zynq Book

Example Hardware System with MIO Source: The Zynq Book

An Example IP Integrator Block Diagram Source: The Zynq Book

Hardware and Software Layers of a Zynq Design Source: The Zynq Book

Vivado vs. ISE (1) Source: The Zynq Book

Vivado vs. ISE (2) Source: The Zynq Book

Vivado vs. ISE (3) Source: The Zynq Book

Support for Xilinx Families 90 nm Spartan-3, Virtex-4 65 nm Virtex-5 45 nm Spartan-6 40 nm Virtex-6 28 nm Artix-7, Kintex-7, Virtex-7, Zynq 7000 Future families ISE Vivado