robosavvy.com/forum/viewtopic.php?p=32542

Slides:



Advertisements
Similar presentations
1 Lecture 12: Hardware for Arithmetic Today’s topics:  Designing an ALU  Carry-lookahead adder Reminder: Assignment 5 will be posted in a couple of days.
Advertisements

CS61C L15 Representations of Combinatorial Logic Circuits (1) Garcia, Fall 2005 © UCB Lecturer PSOE, new dad Dan Garcia
CS61C L22 Representations of Combinatorial Logic Circuits (1) Garcia © UCB Lecturer PSOE Dan Garcia inst.eecs.berkeley.edu/~cs61c.
CS 61C L29 Combinational Logic Blocks (1) Garcia, Spring 2004 © UCB Lecturer PSOE Dan Garcia inst.eecs.berkeley.edu/~cs61c.
CS61C L23 Combinational Logic Blocks (1) Garcia © UCB Lecturer PSOE Dan Garcia inst.eecs.berkeley.edu/~cs61c CS61C : Machine.
CS61C L23 Combinational Logic Blocks (1) Garcia, Spring 2007 © UCB Salamander robot!  Swiss scientists have built a robot that can both swim and walk.
CS61C L24 Introduction to CPU Design (1) Garcia, Spring 2007 © UCB Cell pic to web site  A new MS app lets people search the web based on a digital cell.
CS61C L26 CPU Design : Designing a Single-Cycle CPU II (1) Garcia, Spring 2007 © UCB 3.6 TB DVDs? Maybe!  Researchers at Harvard have found a way to use.
CS61C L22 Representations of Combinatorial Logic Circuits (1) Garcia, Spring 2008 © UCB 100 MPG Car contest!  The X Prize Foundation has put up two prizes;
CS61C L17 Combinatorial Logic Blocks (1) Beamer, Summer 2007 © UCB Scott Beamer, Instructor inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture.
CS61C L24 Latches (1) Garcia © UCB Lecturer PSOE Dan Garcia inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture.
CS61C L18 Combinational Logic Blocks, Latches (1) Chae, Summer 2008 © UCB Albert Chae, Instructor inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures.
CS61C L23 Combinational Logic Blocks (1) Garcia, Fall 2006 © UCB Lecturer SOE Dan Garcia inst.eecs.berkeley.edu/~cs61c UC.
CS61C L24 Introduction to CPU Design (1) Garcia, Fall 2006 © UCB Fedora Core 6 (FC6) just out  The latest version of the distro has been released; they.
Inst.eecs.berkeley.edu/~cs61c UCB CS61C : Machine Structures Lecture 24 Introduction to CPU design Stanford researchers developing 3D camera.
CS 61C L23 Combinational Logic Blocks (1) Garcia, Fall 2004 © UCB slashdot.org/article.pl?sid=04/10/21/ &tid=126&tid=216 Lecturer PSOE Dan Garcia.
CS 61C L15 Blocks (1) A Carle, Summer 2005 © UCB inst.eecs.berkeley.edu/~cs61c/su05 CS61C : Machine Structures Lecture #15: Combinational Logic Blocks.
CS 61C L30 Verilog I (1) Garcia, Spring 2004 © UCB Lecturer PSOE Dan Garcia inst.eecs.berkeley.edu/~cs61c CS61C : Machine.
CS 61C: Great Ideas in Computer Architecture Finite State Machines
CS 61C L15 State & Blocks (1) A Carle, Summer 2006 © UCB inst.eecs.berkeley.edu/~cs61c/su06 CS61C : Machine Structures Lecture #15: State 2 and Blocks.
CS61C L25 Representations of Combinational Logic Circuits (1) Garcia, Spring 2013 © UCB Android Brain on Robots!  “Half the weight of some robots is.
Chapter 6-1 ALU, Adder and Subtractor
CS61C L26 Combinational Logic Blocks (1) Garcia, Spring 2014 © UCB Very fast 3D Micro Printer  A new company called Nanoscribe has developed a fabrication.
Computer Organization and Design Lecture 16 – Combinational Logic Blocks Close call!   Cal squeaked by Washington in Overtime We win, and then.
CS3350B Computer Architecture Winter 2015 Lecture 5.4: Combinational Logic Blocks Marc Moreno Maza [Adapted from lectures.
CDA 3101 Fall 2013 Introduction to Computer Organization The Arithmetic Logic Unit (ALU) and MIPS ALU Support 20 September 2013.
Lecture 18: Hardware for Arithmetic Today’s topic –Intro to Boolean functions (Continued) –Designing an ALU 1.
1 Arithmetic I Instructor: Mozafar Bag-Mohammadi Ilam University.
IT253: Computer Organization
CS 61C L4.1.2 State (1) K. Meinz, Summer 2004 © UCB CS61C : Machine Structures Lecture State and FSMs Kurt Meinz inst.eecs.berkeley.edu/~cs61c.
ECE/CS 552: Arithmetic I Instructor:Mikko H Lipasti Fall 2010 University of Wisconsin-Madison Lecture notes partially based on set created by Mark Hill.
Gates AND, OR, NOT NAND, NOR Combinational logic No memory A set of inputs uniquely and unambiguously specifies.
Computer Organization and Design Arithmetic & Logic Circuits Montek Singh Nov 2, 2015 Lecture 11.
CS 61C: Great Ideas in Computer Architecture Finite State Machines, Functional Units 1 Instructors: Vladimir Stojanovic and Nicholas Weaver
CS 110 Computer Architecture Lecture 9: Finite State Machines, Functional Units Instructor: Sören Schwertfeger School of.
CS 61C: Great Ideas in Computer Architecture MIPS Datapath 1 Instructors: Nicholas Weaver & Vladimir Stojanovic
Revisão de Circuitos Lógicos PARTE III. Review Use this table and techniques we learned to transform from 1 to another.
REGISTER TRANSFER AND MICROOPERATIONS
Combinational Circuits
Lecture 12 Logistics Last lecture Today HW4 due today Timing diagrams
Lecture 11: Hardware for Arithmetic
REGISTER TRANSFER AND MICROOPERATIONS
Senior Lecturer SOE Dan Garcia
Homework Reading Machine Projects Labs
Computer Organization and Design Arithmetic & Logic Circuits
There is one handout today at the front and back of the room!
Instructors: Randy H. Katz David A. Patterson
ECE/CS 552: Arithmetic and Logic
Arithmetic Where we've been:
minecraft.gamepedia.com/Tutorials/Basic_Logic_Gates
Arithmetic Circuits (Part I) Randy H
Instructor Paul Pearce
Senior Lecturer SOE Dan Garcia
Inst.eecs.berkeley.edu/~cs61c UC Berkeley CS61C : Machine Structures Lecture 23 – Representations of Combinatorial Logic Circuits TA/Punner.
Lecturer SOE Dan Garcia
en.wikipedia.org/wiki/Conway%27s_Game_of_Life
Lecture 11: Hardware for Arithmetic
Hello to Casey Holgado listening from Oklahoma State!
Homework Reading Machine Projects Labs
Inst.eecs.berkeley.edu/~cs61c CS61CL : Machine Structures Lecture #8 – State Elements, Combinational Logic Greet class James Tu, TA.
Unit 10 Arithmetic-logic Units
COMS 361 Computer Organization
Instructor Paul Pearce
Instructor: Mozafar Bag-Mohammadi University of Ilam
TA David “The Punner” Eitan Poll
Combinational Circuits
ECE 352 Digital System Fundamentals
Lecturer SOE Dan Garcia
Instructor: Michael Greenbaum
Arithmetic and Logic Circuits
Presentation transcript:

robosavvy.com/forum/viewtopic.php?p=32542 inst.eecs.berkeley.edu/~cs61c UC Berkeley CS61C : Machine Structures Lecture 26 – Combinational Logic Blocks 2011-10-26 Lecturer SOE Dan Garcia www.cs.berkeley.edu/~ddgarcia Robot rides bike!  The PRIMER-V2 robot is capable of starting from a stopped position, start riding, follows a path specified by a controller, and can stop without falling! Very very cool… Greet class robosavvy.com/forum/viewtopic.php?p=32542

Review Use this table and techniques we learned to transform from 1 to another

Today Data Multiplexors Arithmetic and Logic Unit Adder/Subtractor

Data Multiplexor (here 2-to-1, n-bit-wide) “mux”

N instances of 1-bit-wide mux How many rows in TT?

How do we build a 1-bit-wide mux?

4-to-1 Multiplexor? How many rows in TT?

Is there any other way to do it? Hint: NCAA tourney! Ans: Hierarchically!

Arithmetic and Logic Unit Most processors contain a special logic block called “Arithmetic and Logic Unit” (ALU) We’ll show you an easy one that does ADD, SUB, bitwise AND, bitwise OR

Our simple ALU

Adder/Subtracter Design -- how? Truth-table, then determine canonical form, then minimize and implement as we’ve seen before Look at breaking the problem down into smaller pieces that we can cascade or hierarchically layer

Adder/Subtracter – One-bit adder LSB…

Adder/Subtracter – One-bit adder (1/2)…

Adder/Subtracter – One-bit adder (2/2)…

N 1-bit adders  1 N-bit adder + What about overflow? Overflow = cn?

Consider a 2-bit signed # & overflow: What about overflow? Consider a 2-bit signed # & overflow: 10 = -2 + -2 or -1 11 = -1 + -2 only 00 = 0 NOTHING! 01 = 1 + 1 only Highest adder C1 = Carry-in = Cin, C2 = Carry-out = Cout No Cout or Cin  NO overflow! Cin, and Cout  NO overflow! Cin, but no Cout  A,B both > 0, overflow! Cout, but no Cin  A,B both < 0, overflow! ± # What op?

Consider a 2-bit signed # & overflow: What about overflow? Consider a 2-bit signed # & overflow: 10 = -2 + -2 or -1 11 = -1 + -2 only 00 = 0 NOTHING! 01 = 1 + 1 only Overflows when… Cin, but no Cout  A,B both > 0, overflow! Cout, but no Cin  A,B both < 0, overflow! ± #

Extremely Clever Subtractor + a b XOR(a,b) 1 XOR serves as conditional inverter!

Truth table for mux with 4-bits of signals has 24 rows Peer Instruction Truth table for mux with 4-bits of signals has 24 rows We could cascade N 1-bit shifters to make 1 N-bit shifter for sll, srl 12 a) FF b) FT c) TF d) TT

Peer Instruction Answer Truth table for mux with 4-bits of signals controls 16 inputs, for a total of 20 inputs, so truth table is 220 rows…FALSE We could cascade N 1-bit shifters to make 1 N-bit shifter for sll, srl … TRUE Truth table for mux with 4-bits of signals is 24 rows long We could cascade N 1-bit shifters to make 1 N-bit shifter for sll, srl 12 a) FF b) FT c) TF d) TT False (explained above) True

Use muxes to select among input “And In conclusion…” Use muxes to select among input S input bits selects 2S inputs Each input can be n-bits wide, indep of S Can implement muxes hierarchically ALU can be implemented using a mux Coupled with basic block elements N-bit adder-subtractor done using N 1- bit adders with XOR gates on input XOR serves as conditional inverter