OBJECTIVES OF MINI PROJECT

Slides:

Advertisements

Similar presentations

Sequential Circuits Storage elements

Advertisements

CDA 3100 Recitation Week 10.

1 Combinational Logic Design&Analysis. 2 Introduction We have learned all the prerequisite material: – Truth tables and Boolean expressions describe functions.

TOPIC : Finite State Machine(FSM) and Flow Tables UNIT 1 : Modeling Module 1.4 : Modeling Sequential circuits.

Review and Overview. Review  Combinational logic circuit – Decoder, Encoder, Multiplexer, De-multiplexer, Full Adder, Multiplier  Sequential logic circuit.

Digital Electronics Dan Simon Cleveland State University ESC 120 Revised December 30, 2010.

08/07/041 CSE-221 Digital Logic Design (DLD) Lecture-8:

Mealy vs Moore 2 examples of problems where Moore FSM has more than 1 extra state versus Mealy FSM.

CMPUT 101 Lab# – October 1, Lab 4 No demo Questions and the answer sheet can be found on the course website (pdf) Write your answers.

ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)

ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)

9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Design Creating a sequential circuit to address a.

ECE/CS 352 Digital System Fundamentals© T. Kaminski & C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 4 – Part 3 Tom Kaminski & Charles.

ECE 3130 – Digital Electronics and Design Lab 3 Multiplexers, Parity Generators, and Boolean functions using MUX Fall 2012 Allan Guan.

Introduction to Digital Design Lab Project

An Introduction to Digital System II By: Pn Siti Nor Diana Bt Ismail DKT 212/3 DIGITAL SYSTEM II.

Circuit, State Diagram, State Table

State Machines.

Module 9.  Digital logic circuits can be categorized based on the nature of their inputs either: Combinational logic circuit It consists of logic gates.

Introduction to Sequential Circuit By : Pn Siti Nor Diana Ismail CHAPTER 5.

ECE 3130 – Digital Electronics and Design Lab 6 State Machines Fall 2012 Allan Guan.

Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.

Gates and Logic Dr John Cowell phones off (please)

Unit 13 Analysis of Clocked Sequential Circuits Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information.

Combination of logic gates  Logic gates can be combined to produce more complex functions.  They can also be combined to substitute one type of gate.

Sequential Circuit: Analysis BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.

Analysis and Synthesis of Synchronous Sequential Circuits A “synchronizing” pulse/edge signal (clock) controls the operation of the memory portion of the.

Multiplexors Decoders  Decoders are used for forming separate signals for different combination of input signals.  The multiplexer circuit is a digital.

A sequential logic circuit (a.k.a. state machine) consists of both combinational logic circuit(s) and memory devices (flip flops). The combinational circuits.

S3 INNOVATION ELECTRONICS. LESSON TITLE: ELECTRONICS Learning Intention: To understand when to use different types of logic gates Activity: Building own.

Introduction ELEC 418 Advanced Digital Systems Dr. Ron Hayne Images Courtesy of Thomson Engineering.

© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.

Computer Organization CS345 David Monismith Based upon notes by Dr. Bill Siever and notes from the Patterson and Hennessy Text.

Finite State Machine. Clock Clock cycle Sequential circuit Digital logic systems can be classified as combinational or sequential. – Combinational circuits.

ECEN2102 Digital Logic Design Lecture 0 Course Overview Abdullah Said Alkalbani University of Buraimi.

Logic Gates Digital Logic Design. What is a logic gate? A switch with an output that will only turn on when inputs are in particular positions.

Logic Gates Review. Logic Gates OR gate – 1 if either input is 1 – 0 if they both are 0.

Electronic Eng. FYP Coordinator - Rizalafande Che Ismail -

Lab 2 : Overview Combinational System.

Logic What is logic? Logic is the name given to an electronic component which will monitor a number of inputs and give an output depending on them Input.

Introduction to Advanced Digital Design (14 Marks)

Analysis of Clocked Sequential Circuit

Basic Digital Logic.

FIGURE 5.1 Block diagram of sequential circuit

Digital Design Lecture 9

KS4 Electricity – Electronic systems

KS4 Electricity – Electronic systems

Basic Digital Logic Basic Gates

Karnaugh Maps (K-Maps)

Date of Birth Design Problem

Combinational Logic Design Process

ECE 3130 – Digital Electronics and Design

Recap D flip-flop based counter Flip-flop transition table

Circuit Design Process

Instructor: Alexander Stoytchev

Waveforms & Timing Diagrams

JC Technology Logic Gates.

Date of Birth Design Problem

D Flip-Flop Schematic Block Symbol Truth Table D Q Clk Q Clk D Q(t+1)

KS4 Electricity – Electronic systems

Circuit Design Process

ECB2212-Digital Electronics K-Map

Combinational Circuits

2.1: Represent Relations and Functions HW: p.76 (4-20 even, all)

SYEN 3330 Digital Systems Chapter 6 – Part 3 SYEN 3330 Digital Systems.

Instructor: Alexander Stoytchev

Basic Logic Operations

Eng. Ahmed M Bader El-Din October, 2018

Logic Gates By: Asst Lec. Besma Nazar Nadhem

Presentation transcript:

OBJECTIVES OF MINI PROJECT EET209/4 DIGITAL ELECTRONICS I OBJECTIVES OF MINI PROJECT CO3: Ability to design digital system project applications using sequential logic design techniques. MINI PROJECT

MINI PROJECT Mini project will contribute 15% of coursework marks. Student need to form your own group (3 or 4 person per group) Each group need to demonstrate their project during demo session at the end of semester. Students are encouraged to attend lab session to facilitate project’s progress and do the lab exercise. Each group need to submit Report to their course coordinator.

Requirement Design an application problem based digital system that consist of minimum of 3 inputs and 2 outputs. Apply all the state diagram (must at least have 4 condition), truth table, k-map and logic circuit Your system can either be Mealy Model OR Moore Model OR Combination of both model Fully utilize Altera Quartus II software and the hardware need to buy on your own.

Application Area Green house control, agro tech Natural disaster Industrial safety control Smart house Monitoring System

MINI PROJECT EVALUATION CONTRIBUTION Demo Session (5%) Project Report (10%)