Eric oberla Herve grabas

Slides:

Advertisements

Similar presentations

April 28th, 2011Timing Workshop, Chicago Paul Scherrer Institute Limiting factors in Switched Capacitor Arrays Sampling speed, Timing accuracy, Readout.

Advertisements

Reunion de groupe 29 oct. 2002G. Bernardi, LPNHE- Paris Reunion D0 Paris Programme de travail pour Calib On-line Prochaines etapes des etudes sur le bruit.

PD '07 Kobe -- G. Varrner 1 Compact, low-power and (deadtimeless) high timing precision photodetector readout G. Varner and L. Ruckman [University of Hawaii]

Application of the DRS Chip for Fast Waveform Digitizing Stefan Ritt Paul Scherrer Institute, Switzerland.

Adding electronic noise and pedestals to the CALICE simulation LCWS 19 – 23 rd April Catherine Fry (working with D Bowerman) Imperial College London.

RMO4C-2 A Low-Noise 40-GS/s Continuous-Time Bandpass ΔΣ ADC Centered at 2 GHz Theo Chalvatzis and Sorin P. Voinigescu The Edward S. Rogers Sr. Department.

A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.

The PSEC-3 & PSEC-4 ASICs 5-15 GSa/s waveform sampling/digitizing ICs Eric Oberla 20-May-2011 LAPPD Electronics + Integration GPC Review.

Fabrication Process Options Gary Varner Specification Details are often Application Specific Is IBM 130nm always the best choice? 1 6-OCT-2010 Electronics.

4-channel ASIC Tests Michael Baumer, Jean-Francois Genat, Sam Meehan, Eric Oberla August 26 th 2009.

Design and Performance of the 6 GS/s Waveform Digitizing Chip DRS4 Stefan Ritt Paul Scherrer Institute, Switzerland at 40 mW per channel.

9/11/2007JC Wang1 Track Resolution Scale, assume equal  meas for different planes. HP3 HP4 All 6 measurements. Without leftmost one. Without rightmost.

Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.

A few numbers. kT/C noise: limits the dynamic range Sampling capacitor: 60 fF (seen by the switch, post-layout) kT/C = sqrt( * 300K * 60fF)

HIAPER Cloud Radar Transceiver Exciter Receiver Oscillators High-Powered Amplifier Calibration Exciter Receiver Oscillators High-Powered Amplifier Calibration.

Development of a 20 GS/s Sampling Chip in 130nm CMOS Technology Jean-Francois Genat On behalf of Mircea Bogdan 1, Henry J. Frisch 1, Herve Grabas 3, Mary.

Fast Waveform Digitizing in Radiation Detection using Switched Capacitor Arrays Stefan Ritt Paul Scherrer Institute, Switzerland.

A 4-Channel Waveform Sampling ASIC in 130 nm CMOS E. Oberla, H. Grabas, J.F. Genat, H. Frisch Enrico Fermi Institute, University of Chicago K. Nishimura,

A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology

Two-stage amplifier status test buffer – to be replaced with IRSX i signal recent / final (hopefully) design uses load resistor and voltage gain stage.

The DRS2 Chip: A 4.5 GHz Waveform Digitizing Chip for the MEG Experiment Stefan Ritt Paul Scherrer Institute, Switzerland.

By: Uriel Barron Matan Schlanger Supervisor: Mony Orbach Mid-Semester Review Spring 2014.

A 20 GS/s sampling ASIC in 130nm CMOS technology.

Getting faster bandwidth HervéGrabas Getting faster bandwidth - Hervé Grabas1.

Sampling chip psTDC_02 Jean-Francois Genat – Herve Grabas Mary Heinz – Eric Oberla 1/27/ psTDC_02 presentation.

Tests of STO IF Components S. Weinreb April 15, 2009 Two 1-2 GHz IF amplifier plates and one 5 GHz converter plate for the Texas test flight have been.

SRS Calibration Michael Phipps, Bob Azmoun, Craig Woody 1.

Pedestal Stability and Sparsification Nick Woods UNCW July 29, 2005.

1 Status report 2011/8/12 Atsushi Nukariya. 2 Progress ・ FPGA -> Revision is completed. -> Obtained data from front-end chip. ・ Software.

CM correction algorithm. Observations: Looking at the data for one analog link, a large fraction of the 32 strips are affected by the large signal deposit.

May 23rd, th Pisa Meeting, Elba, Paul Scherrer Institute Gigahertz Waveform Sampling: An Overview and Outlook Stefan Ritt.

Update on works with SiPMs at Pisa Matteo Morrocchi.

- Herve Grabas - Ecole Superieure d’Electicite 1 Internship presentation - University of Chicago – 3 sept

Application of the 5 GS/s Waveform Digitizing Chip DRS4 Stefan Ritt Paul Scherrer Institute, Switzerland UMC 0.25  m rad. hard 9 chn. each 1024 bins,

G.F. Tassielli - SuperB Workshop XI LNF1/11 02/12/2009 Status report on CLUster COUnting activities G. F. Tassielli on behalf of CLUCOU group SuperB Workshop.

D.Breton, Orsay SuperB Workshop – February 16th 2009 Ongoing R&D in Orsay/Saclay on ps time measurement: a USB-powered 2-channel 3.2GS/s 12-bit digitizer.

D.Breton, E.Delagnes, J.Maalmi, J.Va’vra – LNF SuperB Workshop– December 2009 Picosecond time measurement using ultra fast analog memories: new results.

1Jean-Francois Genat on behalf of the LAPPD collaboration (

DAQ ACQUISITION FOR THE dE/dX DETECTOR

Ivan Perić University of Heidelberg Germany

A 2 Gsps Waveform Digitizer ASIC in CMOS 180 nm Technology

Quiz: Calculating the total noise for ADC systems TIPL 4204 TI Precision Labs – ADCs Created by Art Kay.

Update of test results for MCP time measurement with the USB WaveCatcher board D.Breton & J.Maalmi (LAL Orsay), E.Delagnes (CEA/IRFU)

Linear Technology Corporation

The KLOE calorimeter front end electronics

Designing electronics for a TOF Forward PID for SuperB D. Breton & J

96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output

Update of time measurement results with the USB WaveCatcher board & Electronics for the DIRC-like TOF prototype at SLAC D.Breton , L.Burmistov,

Picosecond time measurement using ultra fast analog memories: new results since Orsay workshop. D.Breton & J.Maalmi (LAL Orsay), E.Delagnes (CEA/IRFU)

王进红，赵雷，封长青，刘树彬，安琪核探测与核电子学国家重点实验室

Ongoing R&D in Orsay/Saclay on ps time measurement: a USB-powered 2-channel 3.2GS/s 12-bit digitizer D.Breton (LAL Orsay), E.Delagnes (CEA/IRFU) Séminaire.

Application of the 5 GS/s Waveform Digitizing Chip DRS4

New Discriminator Board Test

Multi-Pixel Photon Counter Readout Board

Storage cell – Psec timing project

Linear storage cells -Herve Grabas -.

Filtered noise: Chapter 9 Figure 06 Chapter 9 Figure 07.

Jean-Francois Genat, Sam Meehan, Eric Oberla August 26th 2009

Jean-Francois Genat, Herve Grabas, Eric Oberla August 2d 2010

Eric Oberla, Hervé Grabas, JF Genat, Sam Meehan

RM 2 7 +RM 2 4 RM 7 3 +RM 1 6 RM 5 2 +RM 2 4 RM 1 3 +RM5 2.

Stefan Ritt Paul Scherrer Institute, Switzerland

Jean-Francois Genat – Herve Grabas Mary Heinz – Eric Oberla

TOF read-out for high resolution timing

Ongoing R&D in Orsay/Saclay on ps time measurement: status of the USB-powered 2-channel 3.2GS/s 12-bit digitizer D.Breton & J.Maalmi (LAL Orsay), E.Delagnes.

Improved study of the cells

KFPA CDR R. Norrod Feb 27, 2008.

Jean-Francois Genat, Herve Grabas, Eric Oberla August 2d 2010

Sampling Time Interval Calculation

S21 (at center frequency) 19 dB

Presentation transcript:

Eric oberla Herve grabas PSEC3 – testing update Eric oberla Herve grabas

DC readout Pedestal Readout @ 10 GS/s Same readout with ped calibration 

A look at linearity: Looks to be fairly linear over expected region (~150mV-1V)

A look at noise: -Ped readout for each channel, Mean and RMS presented - 1 ADC count~=0.5 mV, so noise ~1-2.5mV

A look at bandwidth: 3dB BW 270 MHz Trying to understand limitation (quick calc from parasitic extraction gives input BW of chip ~1GHz) Some sampled sin waves (again @ 10GS/s)