Multiplexor A multiplexor is a device that takes a number of data inputs and selects one of them to pass through as its output. The interface of a multiplexor.

Slides:



Advertisements
Similar presentations
Part 4: combinational devices
Advertisements

Registers Computer Organization I 1 September 2009 © McQuain, Feng & Ribbens A clock is a free-running signal with a cycle time. A clock may.
Combinational Logic Word Problems
Microprocessor Dr. Rabie A. Ramadan Al-Azhar University Lecture 4.
Chapter 9 Computer Design Basics. 9-2 Datapaths Reminding A digital system (or a simple computer) contains datapath unit and control unit. Datapath: A.
1 COMP541 Datapaths II Montek Singh Mar 22, 2007.
Midterm Wednesday Chapter 1-3: Number /character representation and conversion Number arithmetic Combinational logic elements and design (DeMorgan’s Law)
Chapter 4 Sections 4.1 – 4.4 Appendix D.1 and D.2 Dr. Iyad F. Jafar Basic MIPS Architecture: Single-Cycle Datapath and Control.
Dr. Rabie A. Ramadan Al-Azhar University Lecture 6
Computer Architecture and Organization Introduction.
Computer Organization & Programming Chapter4 Combinatorial Components.
Computer Design Basics
Chap 7. Register Transfers and Datapaths. 7.1 Datapaths and Operations Two types of modules of digital systems –Datapath perform data-processing operations.
EE2420 – Digital Logic Summer II 2013 Hassan Salamy Ingram School of Engineering Texas State University Set 12: Multiplexers, Decoders, Encoders, Shift.
Lecture 14 Today’s topics MARIE Architecture Registers Buses
CDA 3101 Fall 2013 Introduction to Computer Organization The Arithmetic Logic Unit (ALU) and MIPS ALU Support 20 September 2013.
Lecture 2 Microprocessor Architecture Image from:
Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.
Computer Science 210 Computer Organization Control Circuits Decoders and Multiplexers.
EKT 221 : Chapter 4 Computer Design Basics
Logic Design / Processor and Control Units Tony Diep.
ICC Module 3 Lesson 1 – Computer Architecture 1 / 6 © 2015 Ph. Janson Information, Computing & Communication Computer Architecture Clip 3 – Instruction.
Lecture 10: Computer Design Basics: The ALU and the Shifter Soon Tee Teoh CS 147.
LECTURE 4 Logic Design. LOGIC DESIGN We already know that the language of the machine is binary – that is, sequences of 1’s and 0’s. But why is this?
COM181 Computer Hardware Lecture 6: The MIPs CPU.
EKT 221 : Digital 2 Computer Design Basics Date : Lecture : 2 hrs.
CONDITION EVALUATE CPSR Flags. Hazard Checking Logic Checks to see if Rd (destination register) is read from in next 2 commands.
Combinational Circuits
Basic Computer Organization and Design
Computer Organization and Architecture + Networks
Digital Electronics Multiplexer
Control Unit Lecture 6.
ARM Organization and Implementation
Clocks A clock is a free-running signal with a cycle time.
Computer Design Basics
VLSI Presentation 4 – Bit Shifter
More Devices: Control (Making Choices)
COMP541 Datapaths I Montek Singh Mar 28, 2012.
Chap 7. Register Transfers and Datapaths
Exclusive OR Gate.
Morgan Kaufmann Publishers The Processor
Overview Instruction Codes Computer Registers Computer Instructions
Digital Electronics Multiplexer
Latches, Flip-Flops and Registers
Processor (I).
Design of the Control Unit for Single-Cycle Instruction Execution
Latches and Flip-flops
MIPS processor continued
Interfacing Memory Interfacing.
COE 202: Digital Logic Design Sequential Circuits Part 4
ECEG-3202 Computer Architecture and Organization
Design of the Control Unit for One-cycle Instruction Execution
CSCE 211: Digital Logic Design
CSCE 211: Digital Logic Design
A Multiple Clock Cycle Instruction Implementation
ARM implementation the design is divided into a data path section that is described in register transfer level (RTL) notation control section that is viewed.
ECEG-3202 Computer Architecture and Organization
CSCE 211: Digital Logic Design
CSCE 211: Digital Logic Design
Tri-state buffer A circuit which allows an input to go to output when desired Otherwise it behaves as if “nothing” is connected to the wire An equivalent.
COMS 361 Computer Organization
Simple Implementation
Computer Design Basics
8253 – PROGRAMMABLE INTERVAL TIMER (PIT). What is a Timer? Timer is a specialized type of device that is used to measure timing intervals. Timers can.
Combinational Circuits
MIPS processor continued
Instruction execution and ALU
Computer Architecture Assembly Language
Processor: Datapath and Control
Multiplexor A multiplexor is a device that takes a number of data inputs and selects one of them to pass through as its output. The interface of a multiplexor.
Presentation transcript:

Multiplexor A multiplexor is a device that takes a number of data inputs and selects one of them to pass through as its output. The interface of a multiplexor provides means to control which data input value is selected. If there are K data input signals, then at least log K bits are needed to specify which input signal is to be passed through. So, in most cases, multiplexors take 2n data input signals and n control signals.

Designing a Multiplexor Consider a 21 x 1 multiplexor; it takes two data inputs D0 and D1 and a single select bit S: D0 D1 S Output 1 2 x 1 multiplexor

A 4x2 Multiplexor

Decoders A decoder selects a single data output line to set high. Typically, there are 2n possible destinations and, therefore, n bits to specify the destination.

Demultiplexor A demultiplexor takes a single data input and passes that input through to a single, selectable destination. Typically, there are 2n possible destinations and, therefore, n bits to specify the destination.

Application of Plexors Demultplexor applied to clock signal supports selection of register to write to Multiplexor supports selection of register to read from Write register number comes from machine instruction Data just read goes … somewhere Data to be written comes from… somewhere Read register number comes from machine instruction

Bit Shifts We have seen that efficient bit shifting is important because: - bit shifts provide a simple way to perform multiplication/division - bit shifts are often needed when applying masks to a data value Fixed shifts are easily implemented in hardware:

Barrel Shifter Selectable shifts can be made time-efficient by careful use of 2x1 multiplexors: This is a 4-bit barrel shifter that supports right logical shifts of a 4-bit operand. The operand can be shifted 0, 1, 2, or 3 positions to the right. It requires two levels of 4 multiplexors each, with a total of 4 gate delays (ignoring inverters). Note how the inputs to the multiplexors are arranged…