Homework 2 [due Jan. 31] [1] Given the circuit as shown below and a unit step voltage source at the input node s, use SPICE to simulate the circuit and.

Slides:

Advertisements

Similar presentations

EE 201A Modeling and Optimization for VLSI LayoutJeff Wong and Dan Vasquez EE 201A Noise Modeling Jeff Wong and Dan Vasquez Electrical Engineering Department.

Advertisements

LNA Simulation Tutorial

PSPICE Tutorial Spring 2015

Frequency response I As the frequency of the processed signals increases, the effects of parasitic capacitance in (BJT/MOS) transistors start to manifest.

CSE245: Computer-Aided Circuit Simulation and Verification Lecture Note 2: State Equations Prof. Chung-Kuan Cheng 1.

Oscillator principle Oscillators are circuits that generate periodic signals. An oscillator converts DC power from power supply to AC signals power spontaneously.

CSE245: Computer-Aided Circuit Simulation and Verification Lecture Note 3 Model Order Reduction (1) Spring 2008 Prof. Chung-Kuan Cheng.

CSE245: Computer-Aided Circuit Simulation and Verification Lecture Notes 3 Model Order Reduction (1) Spring 2008 Prof. Chung-Kuan Cheng.

UCSD CSE 245 Notes – SPRING 2006 Homework 2 (Due May 9) 1. For the circuit shown at right, suppose that the inputs are impulse function and R1=R2=R3=1k.

Chapter 7 Reading on Moment Calculation. Time Moments of Impulse Response h(t) Definition of moments i-th moment Note that m 1 = Elmore delay when h(t)

UCSD CSE 245 Notes – SPRING 2006 CSE245: Computer-Aided Circuit Simulation and Verification Lecture Notes 3 Model Order Reduction (1) Spring 2006 Prof.

Series RC Circuit. Shunt resistor It is good practice to short the unused pin on the trimpot when using it as a variable resistor Velleman function generator.

Switching Power Supply Component Selection 7.1c Capacitor Selection – Meeting Ripple Requirements.

Series RC Circuit. Shunt resistor It is good practice to short the unused pin on the trimpot when using it as a variable resistor Velleman function generator.

ELECTRIC CIRCUIT ANALYSIS - I

Lecture 27 Review Phasor voltage-current relations for circuit elements Impedance and admittance Steady-state sinusoidal analysis Examples Related educational.

ES250: Electrical Science

A Differentiator Circuit.  All of the diagrams use a uA741 op amp. ◦ You are to construct your circuits using an LM 356 op amp.  There is a statement.

Experiment 17 A Differentiator Circuit

1 Frequency response I As the frequency of the processed signals increases, the effects of parasitic capacitance in (BJT/MOS) transistors start to manifest.

CSE245: Computer-Aided Circuit Simulation and Verification Lecture Note 2: State Equations Prof. Chung-Kuan Cheng.

09/16/2010© 2010 NTUST Today Course overview and information.

2. Analogue Theory and Circuit Analysis 2.1 Steady-State (DC) Circuits 2.2 Time-Dependent Circuits DeSiaMorePowered by DeSiaMore1.

Chapter 16 Applications of the Laplace Transform

Single Time Constant Measurement Dr. Len Trombetta 1 ECE 2100.

Electronic Circuits Laboratory EE462G Lab #3

1/38 Passive components and circuits - CCP Lecture 5.

EE 5900 Advanced Algorithms for Robust VLSI CAD, Spring 2009 Static Timing Analysis and Gate Sizing.

OPA348 High Pass Filter Tim Green, MGTS Precision Linear Analog Applications July 9,

CIRCUIT ANALYSIS USING LAPLACE TRANSFORM

TELECOMMUNICATIONS Dr. Hugh Blanton ENTC 4307/ENTC 5307.

Introduction to PSpice

DC-DC Fundamentals 1.5 Converter Control. What is Converter Control? A converter can provide a constant voltage output at various condition because of.

1 Chapter 10 Sinusoidal Steady-State Analysis 電路學 ( 二 )

1 Surge Current in the Capacitor filter Initially the filter capacitor is uncharged. At the instant the switch is closed, voltage is connected to the bridge.

1 Eeng224 Chapter 10 Sinusoidal Steady State Analysis Huseyin Bilgekul Eeng224 Circuit Theory II Department of Electrical and Electronic Engineering Eastern.

הטכניון - מ.ט.ל. הפקולטה להנדסת חשמל - אביב תשס"ה

Exercise 1 Suppose we have a simple mass, spring, and damper problem. Find The modeling equation of this system (F input, x output). The transfer function.

ECT 122 Course Experience Tradition / snaptutorial.com

Characteristic curve auto-generation in saber

Copyright © 2004 The McGraw-Hill Companies, Inc. All rights reserved.

Lesson 13: Effects of Negative Feedback on System disturbances

Frequency response I As the frequency of the processed signals increases, the effects of parasitic capacitance in (BJT/MOS) transistors start to manifest.

Static Timing Analysis and Gate Sizing Optimization

Ing shap e Wav 1.

Discrete-Time Transfer Functions

5. Modeling of Electrical Systems

Electronic Circuits Laboratory EE462G Lab #6

Week 9: Series RC Circuit

Jason Cong, David Zhigang Pan & Prasanna V. Srinivas

Chapter 2 Interconnect Analysis

Chapter 2 Interconnect Analysis

Chapter 2 Interconnect Analysis Delay Modeling

EE 201C Homework 2 (due Feb 3 ) Wei Wu

Static Timing Analysis and Gate Sizing Optimization

Chapter 2 Interconnect Analysis Delay Modeling

Process of Debugging a Circuit

S-parameters measurements

Simon Lineykin and Sam Ben-Yaakov*

Diode Characteristic and Application

EE 201C Homework 2 Fang Gong

Homework 1: Electrical System

EE 201C Homework 2 (due Feb 3 ) Wei Wu

Homework 3 Given the circuit as shown below, and assume the RC tree is driven by a unit size inverter (BSIM3 model and default parameters), compute the.

EE 201C Homework 1 Fang Gong

Power Estimation Dr. Elwin Chandra Monie.

Performance-Driven Interconnect Optimization Charlie Chung-Ping Chen

Jason Cong, David Zhigang Pan & Prasanna V. Srinivas

Frequency response I As the frequency of the processed signals increases, the effects of parasitic capacitance in (BJT/MOS) transistors start to manifest.

Presentation transcript:

Homework 2 [due Jan. 31] [1] Given the circuit as shown below and a unit step voltage source at the input node s, use SPICE to simulate the circuit and obtain the accurate 50% delay at node n. Also analytically calculate the delay using Elmore method and S2P method. How do they compare with the result obtained by SPICE? R1 C1 s R5 C5 R4 C4 C2 R2 C3 R3 n 1v R1 = 2mΩ R2 = 2mΩ R3 = 2mΩ R4 = 3mΩ R5 = 4mΩ C1 = 2nF C2 = 2nF C3 = 4nF C4 = 4nF C5 = 2nF

(find the shared path between each node and node n). Steps for Problem 1 1. Write the SPICE net-list of the circuit and probe the voltage response at node n. 2. Record the time when the voltage at node n reaches 0.5V. That time is the 50% delay. 3. Elmore Delay: Use the Elmore delay formula to calculate the Elmore delay. (find the shared path between each node and node n). 4. S2P: Write down the transfer function H(s) and driving point admittance Y(s) of the circuit with input s and output n. 5. Expand the transfer function to get the moments m1* and m2*. 2

Steps for Problem 1 6. Expand the driving point admittance to get m1, m2, m3, and m4. 7. Follow the S2P algorithm to get S2P approximation ĥ(s) in frequency domain. 8. Use the frequency domain expression (ĥ(s) ) to derive the time domain expression (ĥ(t) ). 9. Plot the obtained time domain waveform to get the 50% delay for the S2P model. 10. Compare the results. 3

Homework 2 [2] For the same circuit, use DC analysis method in SPICE to get the 0th -3rd moments for C4. R1 C1 s R5 C5 R4 C4 C2 R2 C3 R3 n 1v R1 = 2mΩ R2 = 2mΩ R3 = 2mΩ R4 = 3mΩ R5 = 4mΩ C1 = 2nF C2 = 2nF C3 = 4nF C4 = 4nF C5 = 2nF 4

2. Write the corresponding netlist for SPICE analysis. Steps for Problem 2 1. Follow the DC analysis method to reconstruct the circuit (e.g. replace C with zero current source for 0th moment calculation, etc). 2. Write the corresponding netlist for SPICE analysis. 3. Run DC analysis in SPICE to get the voltage across the capacitance as the moment. 4. The above should be done repeatedly until all the desired moments are acquired. 5

Send code and homework report before Jan 31 midnight to gongfang@ucla.edu