EE 201C Homework 2 Fang Gong gongfang@ucla.edu.

Slides:



Advertisements
Similar presentations
EE 201A Modeling and Optimization for VLSI LayoutJeff Wong and Dan Vasquez EE 201A Noise Modeling Jeff Wong and Dan Vasquez Electrical Engineering Department.
Advertisements

Unit 3 Day 11: RC Circuits RC Circuit Introduction RC Circuit Analysis
LNA Simulation Tutorial
Frequency response I As the frequency of the processed signals increases, the effects of parasitic capacitance in (BJT/MOS) transistors start to manifest.
Oscillator principle Oscillators are circuits that generate periodic signals. An oscillator converts DC power from power supply to AC signals power spontaneously.
CSE245: Computer-Aided Circuit Simulation and Verification Lecture Note 3 Model Order Reduction (1) Spring 2008 Prof. Chung-Kuan Cheng.
CSE245: Computer-Aided Circuit Simulation and Verification Lecture Notes 3 Model Order Reduction (1) Spring 2008 Prof. Chung-Kuan Cheng.
Chapter 7 Reading on Moment Calculation. Time Moments of Impulse Response h(t) Definition of moments i-th moment Note that m 1 = Elmore delay when h(t)
UCSD CSE 245 Notes – SPRING 2006 CSE245: Computer-Aided Circuit Simulation and Verification Lecture Notes 3 Model Order Reduction (1) Spring 2006 Prof.
SAMSON: A Generalized Second-order Arnoldi Method for Reducing Multiple Source Linear Network with Susceptance Yiyu Shi, Hao Yu and Lei He EE Department,
EE 201A (Starting 2005, called EE 201B) Modeling and Optimization for VLSI Layout Instructor: Lei He
Lecture 21 Network Function and s-domain Analysis Hung-yi Lee.
Lecture 181 EEE 302 Electrical Networks II Dr. Keith E. Holbert Summer 2001.
1 FET FREQUENCY RESPONSE LOW FREQUENCY. 2 LOW FREQUENCY – COMMON SOURCE.
Series RC Circuit. Shunt resistor It is good practice to short the unused pin on the trimpot when using it as a variable resistor Velleman function generator.
Week 9: Series RC Circuit Experiment 14. Circuit to be constructed Shunt resistor It is good practice to short the unused pin on the trimpot when using.
Series RC Circuit. Shunt resistor It is good practice to short the unused pin on the trimpot when using it as a variable resistor Velleman function generator.
Lecture 27 Review Phasor voltage-current relations for circuit elements Impedance and admittance Steady-state sinusoidal analysis Examples Related educational.
OSCILLATORS.
A Differentiator Circuit.  All of the diagrams use a uA741 op amp. ◦ You are to construct your circuits using an LM 356 op amp.  There is a statement.
Experiment 17 A Differentiator Circuit
1 Frequency response I As the frequency of the processed signals increases, the effects of parasitic capacitance in (BJT/MOS) transistors start to manifest.
Complex Waveforms as Input Lecture 19 1 When complex waveforms are used as inputs to the circuit (for example, as a voltage source), then we (1) must Laplace.
09/16/2010© 2010 NTUST Today Course overview and information.
THE LAPLACE TRANSFORM IN CIRCUIT ANALYSIS. A Resistor in the s Domain R + v i v=Ri (Ohm’s Law). V(s)=RI(s R + V I.
2. Analogue Theory and Circuit Analysis 2.1 Steady-State (DC) Circuits 2.2 Time-Dependent Circuits DeSiaMorePowered by DeSiaMore1.
Single Time Constant Measurement Dr. Len Trombetta 1 ECE 2100.
1/38 Passive components and circuits - CCP Lecture 5.
EE 5900 Advanced Algorithms for Robust VLSI CAD, Spring 2009 Static Timing Analysis and Gate Sizing.
OPA348 High Pass Filter Tim Green, MGTS Precision Linear Analog Applications July 9,
TELECOMMUNICATIONS Dr. Hugh Blanton ENTC 4307/ENTC 5307.
APPLICATION OF THE LAPLACE TRANSFORM
10. Laplace TransforM Technique
Introduction to PSpice
DC-DC Fundamentals 1.5 Converter Control. What is Converter Control? A converter can provide a constant voltage output at various condition because of.
Chapter 2 Interconnect Analysis Prof. Lei He Electrical Engineering Department University of California, Los Angeles URL: eda.ee.ucla.edu
8. Frequency Response of Amplifiers
QD C QD C QD C QD C Chapter 2 Interconnect Analysis Model Order Reduction Prof. Lei He Electrical Engineering Department.
הטכניון - מ.ט.ל. הפקולטה להנדסת חשמל - אביב תשס"ה
ELECTRIC CIRCUITS EIGHTH EDITION JAMES W. NILSSON & SUSAN A. RIEDEL.
הטכניון - מ.ט.ל. הפקולטה להנדסת חשמל - אביב תשס"ה
ELECTRIC CIRCUITS EIGHTH EDITION
ELECTRIC CIRCUITS EIGHTH EDITION JAMES W. NILSSON & SUSAN A. RIEDEL.
Frequency response I As the frequency of the processed signals increases, the effects of parasitic capacitance in (BJT/MOS) transistors start to manifest.
Static Timing Analysis and Gate Sizing Optimization
Ing shap e Wav 1.
Time Response Analysis
Electronic Circuits Laboratory EE462G Lab #6
Feedback Control Systems (FCS)
Week 9: Series RC Circuit
Jason Cong, David Zhigang Pan & Prasanna V. Srinivas
Chapter 2 Interconnect Analysis
Chapter 2 Interconnect Analysis
Chapter 2 Interconnect Analysis Delay Modeling
Chapter 2 Interconnect Analysis Model Order Reduction
EE 201C Homework 2 (due Feb 3 ) Wei Wu
Static Timing Analysis and Gate Sizing Optimization
ELEC 202 Circuit Analysis II
Chapter 2 Interconnect Analysis Delay Modeling
S-parameters measurements
Simon Lineykin and Sam Ben-Yaakov*
Diode Characteristic and Application
Homework 2 [due Jan. 31] [1] Given the circuit as shown below and a unit step voltage source at the input node s, use SPICE to simulate the circuit and.
EE 201C Homework 2 (due Feb 3 ) Wei Wu
Model Order Reduction Slides adopted from Luca Daniel
Homework 3 Given the circuit as shown below, and assume the RC tree is driven by a unit size inverter (BSIM3 model and default parameters), compute the.
EE 201C Homework 1 Fang Gong
Jason Cong, David Zhigang Pan & Prasanna V. Srinivas
Frequency response I As the frequency of the processed signals increases, the effects of parasitic capacitance in (BJT/MOS) transistors start to manifest.
Fang Gong Homework 3 Fang Gong
Presentation transcript:

EE 201C Homework 2 Fang Gong gongfang@ucla.edu

Homework 2 [1] Given the circuit as shown below and a unit step voltage source at the input node s, use SPICE to simulate the circuit and obtain the accurate 50% delay at node n. Also analytically calculate the delay using Elmore method and S2P method. How do they compare with the result obtained by SPICE? R1 C1 s R5 C5 R4 C4 C2 R2 C3 R3 n 1v R1 = 2mΩ R2 = 2mΩ R3 = 2mΩ R4 = 3mΩ R5 = 4mΩ C1 = 2nF C2 = 2nF C3 = 4nF C4 = 4nF C5 = 2nF

Steps for Problem 1 1. Write the SPICE net-list of the circuit, run transient simulation, and probe the voltage response at node n. 2. Record the time when the voltage at node n reaches 0.5V. That time is the 50% delay. 3. Elmore Delay: Use the Elmore delay formula to calculate the Elmore delay. (find the shared path between each node and node n). 4. S2P*: Write down the transfer function H(s) and driving point admittance Y(s) of the circuit with input s and output n. 5. Expand the transfer function to get the moments m1* and m2*. *Emrah Acar, Altan Odabasioglu, Mustafa Celik, and Lawrence T. Pileggi. 1999. “S2P: A Stable 2-Pole RC Delay and Coupling Noise Metric”. In Proceedings of the Ninth Great Lakes Symposium on VLSI(GLS '99). 3

Steps for Problem 1 6. Expand the driving point admittance to get m1, m2, m3, and m4. 7. Follow the S2P algorithm to get S2P approximation ĥ(s) in frequency domain. 8. Use the frequency domain expression (ĥ(s) ) to derive the time domain expression (ĥ(t) ). 9. Plot the obtained time domain waveform to get the 50% delay for the S2P model. 10. Compare the results. 4

Homework 2 [2] For the same circuit, use DC analysis method in SPICE to get the 0th -3rd moments for C4. R1 C1 s R5 C5 R4 C4 C2 R2 C3 R3 n 1v R1 = 2mΩ R2 = 2mΩ R3 = 2mΩ R4 = 3mΩ R5 = 4mΩ C1 = 2nF C2 = 2nF C3 = 4nF C4 = 4nF C5 = 2nF 5

2. Write the corresponding netlist for SPICE analysis. Steps for Problem 2 1. Follow the DC analysis method to reconstruct the circuit (e.g. replace C with zero current source for 0th moment calculation, etc). 2. Write the corresponding netlist for SPICE analysis. 3. Run DC analysis in SPICE to get the voltage across the capacitance as the moment. 4. The above should be done repeatedly until all the desired moments are acquired. 6