Reference: Chapter 5 Sequential Circuits Moris Mano 4th Ediditon

Slides:



Advertisements
Similar presentations
EE 5900 Advanced Algorithms for Robust VLSI CAD, Spring 2009 Sequential Circuits.
Advertisements

COE 202: Digital Logic Design Sequential Circuits Part 1 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office: Ahmad Almulhem, KFUPM.
A. Abhari CPS2131 Sequential Circuits Most digital systems like digital watches, digital phones, digital computers, digital traffic light controllers and.
CENG 241 Digital Design 1 Lecture 8 Amirali Baniasadi
1 Fundamentals of Computer Science Sequential Circuits.
CS 151 Digital Systems Design Lecture 19 Sequential Circuits: Latches.
Computer Architecture CS 215
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Sequential circuits The digital circuits considered thus far have been combinational, where the outputs are entirely dependent on the current inputs. Although.
Module 12.  In Module 9, 10, 11, you have been introduced to examples of combinational logic circuits whereby the outputs are entirely dependent on the.
ReturnNext  Latch : a sequential device that watches all of its inputs continuously and changes its outputs at any time, independent of a clocking signal.
EKT 124 / 3 DIGITAL ELEKTRONIC 1
Sequential circuit Digital electronics is classified into combinational logic and sequential logic. In combinational circuit outpus depends only on present.
Sequential Circuits. 2 Sequential vs. Combinational Combinational Logic:  Output depends only on current input −TV channel selector (0-9) Sequential.
EE 4271 VLSI Design, Fall 2010 Sequential Circuits.
A clocked synchronous state-machine changes state only when a triggering edge or “tick” occurs on the clock signal. ReturnNext  “State-machine”: is a.
Sequential logic and systems
Digital Logic Design CHAPTER 5 Sequential Logic. 2 Sequential Circuits Combinational circuits – The outputs are entirely dependent on the current inputs.
Digital Computer Design Fundamental
Latches, Flip-Flops BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.
COE 202: Digital Logic Design Sequential Circuits Part 1
EE2174: Digital Logic and Lab Professor Shiyan Hu Department of Electrical and Computer Engineering Michigan Technological University CHAPTER 9 Sequential.
ENG241 Digital Design Week #6 Sequential Circuits (Part A)
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
1 Lecture #11 EGR 277 – Digital Logic Ch. 5 - Synchronous Sequential Logic There are two primary classifications of logic circuits: 1.Combinational logic.
1 Synchronous Sequential Logic Sequential Circuits Every digital system is likely to have combinational circuits, most systems encountered in practice.
Synchronous Sequential Logic A digital system has combinational logic as well as sequential logic. The latter includes storage elements. feedback path.
5 Chapter Synchronous Sequential Circuits 1. Logic Circuits- Review 2 Logic Circuits Sequential Circuits Combinational Circuits Consists of logic gates.
Sahar Mosleh PageCalifornia State University San Marcos 1 More on Flip Flop State Table and State Diagram.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
A combinational circuit is a connected arrangement of logic gate with a set of input and output.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
CENG 241 Digital Design 1 Lecture 7 Amirali Baniasadi
Sequential logic circuits First Class 1Dr. AMMAR ABDUL-HAMED KHADER.
CSE 140 Lecture 8 Sequential Networks
Week #6 Sequential Circuits (Part A)
2018/5/2 EE 4271 VLSI Design, Fall 2016 Sequential Circuits.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN
Flip Flops.
LATCHED, FLIP-FLOPS,AND TIMERS
Lecture 8 Dr. Nermi Hamza.
Prof. Hsien-Hsin Sean Lee
Flip Flops.
FIGURE 5.1 Block diagram of sequential circuit
Digital Design Lecture 9
2018/8/29 EE 4271 VLSI Design, Fall 2013 Sequential Circuits.
Synchronous Sequential Circuits
FLIP FLOPS.
Sequential Circuits Most digital systems like digital watches, digital phones, digital computers, digital traffic light controllers and so on require.
CISE204: Design of Digital Systems Lecture 18 : Sequential Circuits
Flip Flop.
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T.
ECE Digital logic Lecture 16: Synchronous Sequential Logic
Chapter 11 Sequential Circuits.
Digital Logic Design Sequential Circuits (Chapter 6)
Sequential logic circuits
Chapter 6 -- Introduction to Sequential Devices
Boolean Algebra and Digital Logic
Synchronous Sequential Circuits
Instructor: Alexander Stoytchev
FLIP-FLOPS.
Synchronous sequential
Synchronous Sequential
Flip-Flops.
Reference: Moris Mano 4th Edition Chapter 5
Sequential Circuits UNIT- IV
Lecture 14: State Tables, Diagrams, Latches, and Flip Flop
Chapter 5 Sequential Circuits.
Reference Chapter 7 Moris Mano 4th Edition
2019/9/26 EE 4271 VLSI Design, Fall 2012 Sequential Circuits.
Presentation transcript:

Reference: Chapter 5 Sequential Circuits Moris Mano 4th Ediditon Flip-Flops Reference: Chapter 5 Sequential Circuits Moris Mano 4th Ediditon

Revision

Types of Logic Circuits Combinational Logic Circuits Sequential Circuits

Combinational VS Sequential Circuits Combinational Logic Circuits In which variables are combined by the logical operations Output depends on inputs and logic operations Logic Diagram of a Combinational Circuit

Combinational VS Sequential Circuits (contd.) Which include storage elements Output depends on input and the value of storage element Logic Diagram of a Sequential Circuit

Storage Element Storage elements are circuits that store binary information for indefinite time Can change their state(value stored) on the basis of input signal We need 1-bit or n-bit storage elements

Latches

SR Latch Logic Diagram Function Table Graphic Symbol Input Output State S R Q Q’ 1 Set Reset Undefined Timing diagram / Logic Simulation of SR Latch

S’R’ Latch Function Table Logic Diagram Input Output State S’ R’ Q Q’ 1 Set Reset Undefined Graphic Symbol

SR Latch with Control Input Next State Of Q X No Change 1 Q=0, Reset Q=1, Set Undefined Logic Diagram Function Table

D Latch Logic Diagram C D Next State of Q X No Change 1 X No Change 1 Q=0, Reset State Q = 1, Set State Function Table

Synchronization in Digital Systems Timing Device – Clock Generator Generates clock pulses Positive Pulse Negative Pulse Positive Edge Negative Edge

Synchronization in Digital Systems Clock as control input of Latches Problem with Latches Transparency Solution  Flip-Flops If control input = 1, 1000 changes in input signals result in 1000 changes at output of latch. This is what makes the latches transparent.

Flip-Flop

Types of Flip-Flops Pulse-Triggered Flip-Flops Edge-Triggered Flip-Flops

Pulse-Triggered Flip-Flop

SR Master-Slave Flip-Flop Characteristic Table Logic Simulation of SR Master-Slave Flip-Flop

SR Master Slave Flip-Flop Pulse Triggered SR Master-slave Flip Flop Accepts input signals at Positive Pulse Updates the output at Negative Pulse Graphic Symbol Right angle means Output signal Changes at the end Of the pulse

Master-Slave JK Flip-Flop Q(t+1) Q(t) 1 Q(t)’ Modified version of SR Flip-Flop Eliminates undesirable condition (1,1)  Undefined State Characteristic Table Graphic Symbol

Master-Slave JK Flip-Flop Characteristic Table J K Q(t+1) Q(t) 1 Q(t)’ Input Signal = (1,1) Case 1: Previous State = (0,1) 1 1 At time t, Flip-flop had value 0 saved in it. Now signal (1,1) is coming at time t+1. 1 1

Master-Slave JK Flip-Flop Characteristic Table J K Q(t+1) Q(t) 1 Q(t)’ Input Signal = (1,1) Case 1: Previous State = (0,1) 1 1 1 1

Master-Slave JK Flip-Flop Characteristic Table J K Q(t+1) Q(t) 1 Q(t)’ Input Signal = (1,1) Case 1: Previous State = (0,1) 1 1 1 1 1

Master-Slave JK Flip-Flop Characteristic Table J K Q(t+1) Q(t) 1 Q(t)’ Input Signal = (1,1) Case 1: Previous State = (0,1) Which means save 1 1 1 1 1 1 1

Master-Slave JK Flip-Flop Characteristic Table J K Q(t+1) Q(t) 1 Q(t)’ Input Signal = (1,1) Case 1: Previous State = (0,1) 1 1 1 1 1 1 1

Master-Slave JK Flip-Flop Characteristic Table J K Q(t+1) Q(t) 1 Q(t)’ Input Signal = (1,1) Case 1: Previous State = (0,1) 1 1 1 1 1 1 1

Master-Slave JK Flip-Flop Characteristic Table J K Q(t+1) Q(t) 1 Q(t)’ Input Signal = (1,1) Case 2: Previous State = (1,0) 1 1 1 At time t, Flip-flop had value 1 saved in it. Now signal (1,1) is coming at time t+1. 1

Master-Slave JK Flip-Flop Characteristic Table J K Q(t+1) Q(t) 1 Q(t)’ Input Signal = (1,1) Case 2: Previous State = (1,0) 1 1 1 1

Master-Slave JK Flip-Flop Characteristic Table J K Q(t+1) Q(t) 1 Q(t)’ Input Signal = (1,1) Case 2: Previous State = (1,0) 1 1 1 1 1

Master-Slave JK Flip-Flop Characteristic Table J K Q(t+1) Q(t) 1 Q(t)’ Input Signal = (1,1) Case 2: Previous State = (1,0) Which means save 0 1 1 1 1 1 1

Master-Slave JK Flip-Flop Characteristic Table J K Q(t+1) Q(t) 1 Q(t)’ Input Signal = (1,1) Case 2: Previous State = (1,0) 1 1 1 1 1 1 1

Master-Slave JK Flip-Flop Characteristic Table J K Q(t+1) Q(t) 1 Q(t)’ Input Signal = (1,1) Case 2: Previous State = (1,0) 1 1 1 1 1 1 1

Test Your Concepts Can you fix the undefined state problem in SR and S’R’ latches?

Pulse-Triggered Flip-Flop vs Edge-Triggered Flip-Flop

Positive-Edge-Triggered D Flip-Flop Triggers on Positive Edge of Control signal D Q(t+1) Operation Reset 1 Set Characteristic Table Graphic Symbol

Positive-Edge-Triggered D Flip-Flop Dynamic Indicator Symbol D Q(t+1) Operation Reset 1 Set Characteristic Table Graphic Symbol

Negative-Edge-Triggered D Flip-Flop Graphic Symbol Triggers on Negative Edge of Control signal

Positive-Edge-Triggered JK Flip-Flop

Equations of Flip-Flops

Equation of D Flip-Flop Q(t+1) = D(t)

SR Latch with Control Input Logic Diagram

SR Latch with Control Input Logic Diagram

SR Latch with Control Input Logic Diagram

SR Latch with Control Input (R’ Q(t) )’ Logic Diagram

SR Latch with Control Input (S’ (R’ Q(t) )’ )’ C = 1 R’ (R’ Q(t) )’ Logic Diagram

Equation of SR Flip-Flop Q(t+1) = S(t) + R’(t)Q(t) Q(t+1) is a function of input signals S and R at time t and Q(t)

Equation of Positiv-Edge-Triggered JK Flip-Flop Q(t+1) = J(t)Q’(t) + K’(t)Q(t)