Sheffield team interests

Slides:



Advertisements
Similar presentations
10/14/2005Caltech1 Reliable State Machines Dr. Gary R Burke California Institute of Technology Jet Propulsion Laboratory.
Advertisements

Scrubbing Approaches for Kintex-7 FPGAs
University Of Vaasa Telecommunications Engineering Automation Seminar Signal Generator By Tibebu Sime 13 th December 2011.
Reliable SW/HW Co-Design for Wireless Communication System Integrating the Spin Model Checker and Celoxica's DK Suite Stefanos Skoulaxinos School of EPS.
DC/DC Switching Power Converter with Radiation Hardened Digital Control Based on SRAM FPGAs F. Baronti 1, P.C. Adell 2, W.T. Holman 2, R.D. Schrimpf 2,
PH4705 ET4305 Interface Standards A number of standard digital data interfaces are used in measurement systems to connect instruments and computers for.
FPGA Design Using the LEON3 Fault Tolerant Processor Core
Extensible Processors. 2 ASIP Gain performance by:  Specialized hardware for the whole application (ASIC). −  Almost no flexibility. −High cost.  Use.
European access to private missions ✓ Question: How to access data from (private) multi- lateral space missions through an FP7 TNA? ✓ What are the missions.
BACK Parallel electric fields in space Observations by Cluster satellites inside the auroral zone at altitudes above the main acceleration region Presentation.
CSIRO. Paul Roberts Digital Receivers SKANZ 2012 Digital Receivers for Radio Astronomy Paul Roberts CSIRO Astronomy and Space Science Engineering Development.
Why to Apply Digital Transmission?
2 Outline Digital music The power of FPGA The “DigitalSynth” project –Hardware –Software Conclusion Demo.
Digital Sound and Video Chapter 10, Exploring the Digital Domain.
Where we’re going Speed, Storage Issues Frequency Space.
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
Command and Data Handling (C&DH)
Reconfiguration Based Fault-Tolerant Systems Design - Survey of Approaches Jan Balach, Jan Balach, Ondřej Novák FIT, CTU in Prague MEMICS 2010.
Universal Reconfigurable Processing Platform for Space Presented by Dorian Seagrave Gordonicus LLC.
TIM Phase A 1 SSL, 8/15/2007 Electric Field and Waves Instrument (EFW) Technical Interchange Meeting EFW Digital Electronics Digital Control Board (DCB)
POLITECNICO DI MILANO Reconfiguration 4 Reliability design methodology for reliability assessment and enhancement of FPGA-based systems Dynamic Reconfigurability.
Development of a High-Speed Multi-Channel Analog Data Acquisitioning Architecture L. Björk, S. Persyn, B. Walls, M. Epperly Southwest Research Institute.
J. Christiansen, CERN - EP/MIC
Page 1 Reconfigurable Communications Processor Principal Investigator: Chris Papachristou Task Number: NAG Electrical Engineering & Computer Science.
Reminder Lab 0 Xilinx ISE tutorial Research Send me an if interested Looking for those interested in RC with skills in compilers/languages/synthesis,
Somervill RSC 1 125/MAPLD'05 Reconfigurable Processing Module (RPM) Kevin Somervill 1 Dr. Robert Hodson 1
CCSDS Security WG meeting October 2008, hosted by DLR at DIN premises (Berlin) 1 Data Link Security BOF An ESA contribution on Lessons Learned and Issues/Questions.
Embedding Constraint Satisfaction using Parallel Soft-Core Processors on FPGAs Prasad Subramanian, Brandon Eames, Department of Electrical Engineering,
Major Problems/Issues in Developing a Space Reconfigurable Computing System and Potential Solutions Jeremy Ramos Honeywell DSES
2/2/2009 Marina Artuso LHCb Electronics Upgrade Meeting1 Front-end FPGAs in the LHCb upgrade The issues What is known Work plan.
Data Systems Division TEC-ED Slide : 1 25/09/2006Introduction SpaceWire 101 Seminar MAPLD 2006 SpaceWire origins and purpose From IEEE 1355 to ECSS-E-50-
Design of a Novel Bridge to Interface High Speed Image Sensors In Embedded Systems Tareq Hasan Khan ID: ECE, U of S Term Project (EE 800)
Fast Fault Finder A Machine Protection Component.
29 May 2008 Exploration Technology Development Program’s Radiation Hardened Electronics for Space Environments (RHESE) Andrew S. Keys, James H. Adams,
M. ALSAFRJALANI D. DZENITIS Runtime PR for Software Radio 2/26/2010 UFL ECE Dept 1 PARTIAL RECONFIGURATION (PR)
SpaceWire Architectures Steve Parkes Space Technology Centre, University of Dundee, Scotland, UK.
Catalogued parameters… Current sheet normal vector and velocity, derived using a timing analysis. Later used to calculate an accurate measure of current.
Greg Alkire/Brian Smith 197 MAPLD An Ultra Low Power Reconfigurable Task Processor for Space Brian Smith, Greg Alkire – PicoDyne Inc. Wes Powell.
Somervill RSC 1 125/MAPLD'05 Reconfigurable Processing Module (RPM) Kevin Somervill 1 Dr. Robert Hodson 1
GoetzPre-PDR Peer Review October 2013 FIELDS Time Domain Sampler Peer Review Keith Goetz University of Minnesota 1.
Cape Electrical and Electronic Technology Topic: Electromagnetic Waves By: Tahvorn George & Charles,J.
Cluster Active Archive Status of DWP Data Activities Simon Walker, Keith Yearby, Michael Balikhin Automatic Control and Systems Engineering, University.
Radiation Tolerance Studies using Fault Injection on the Readout Control FPGA Design of the ALICE TPC Detector Johan Alme Bergen University College, Norway.
Double Star Active Archive - STAFF-DWP Data errors and reprocessing Keith Yearby and Hugo Alleyne University of Sheffield Nicole Cornilleau-Wehrlin LPP.
Double Star Active Archive - DWP/STAFF 1 Double Star Active Archive STAFF/DWP Keith Yearby and Hugo Alleyne University of Sheffield Nicole Cornilleau-Wehrlin.
Xilinx V4 Single Event Effects (SEE) High-Speed Testing Melanie D. Berg/MEI – Principal Investigator Hak Kim, Mark Friendlich/MEI.
WEC meeting TED status and WEC timing.
Double Star Active Archive - STAFF- DWP 1 K.H. Yearby, S.N. Walker, M. Balikhin University of Sheffield.
Programmable Logic Devices
JESD204B High Speed ADC Interface Standard
Solar Probe Plus – FIELDS Main Electronics Package
Davin Larson, Roberto Livi, Phyllis Whittlesey,
Summary Remaining Challenges The Future Messages to Take Home.
ETD meeting Architecture and costing On behalf of PID group
Digital Receivers for Radio Astronomy
3 COMPONENTS OF MAGNETIC WAVES UP TO 4 kHz
Cluster Active Archive – Wideband data BM2 mode
SWAVES-like radio instrument?
Annual Report of the DWP Experiment 9th CAA Operations Review
CoBo - Different Boundaries & Different Options of
THEMIS INSTRUMENT TRAINING
Ming Liu, Wolfgang Kuehn, Zhonghai Lu, Axel Jantsch
Electronics for Physicists
Embedded Units In more complex FPGAs There are many specialized circuitry, particularly for DSP. These include a variety of Adders, Multipliers, Processors.
M. Aguirre1, J. N. Tombs1, F. Muñoz1, V. Baena1, A. Torralba1, A
Radiation Requirements for the AO Response
Marek Morawski, Hanna Rothkaehl Space Research Centre PAS
Design of a ‘Single Event Effect’ Mitigation Technique for Reconfigurable Architectures SAJID BALOCH Prof. Dr. T. Arslan1,2 Dr.Adrian Stoica3.
Electronics for Physicists
FPGA Based Single Phase Motor Control Using Multistep Sine PWM Author Name1, Author Name2., Author Name3, (BE-Stream Name) Under the Guidance Of Guide.
Presentation transcript:

Sheffield team interests Keith Yearby, Michael Balikhin

Current and previous space missions The Sheffield team provided the DWP instrument for the Cluster Wave Consortium, still operating after almost 12 years in space. The DWP handles commanding and control for all consortium instruments, and telemetry data handling for all except Wideband data. The DWP is particularly closely involved with the operation of Whisper the relaxation sounder. The Sheffield team coordinates the operations of the Wave consortium. Similar DWP instruments were provided for the MARS96 ELISMA consortium and Double Star TC1 spacecraft. All current instruments are based on the Inmos Transputer, a 16 bit micro-processor including 4 serial links. The MARS96 instrument in particular exploited the transputer links to implement a fault tolerant multi-processor design. The Transputer itself is now obsolete, but the links evolved to become IEEE 1355 and then SpaceWire. The Double Star instrument added a low frequency direct sampling receiver (3 * 10 kHz, 14 bit) and spectrum analyser software.

Current instrument developments The receiver and analyser of the Double Star DWP instrument have been implemented in a Xilinx FPGA using several alternative architectures (Power PC, MicroBlaze, and LEON3). This provides around 30x processing speed improvement over the transputer, for less power. Existing research on radiation tolerant programming of Xilinx FPGAs has been reviewed. The high rate of single event upsets in the configuration memory is a particular concern. While techniques exist to mitigate these, the overheads and complexity required to produce a dependable design mean that Actel FPGAs or ASICs are often preferred. However, for a front end processor performing simple repetitive tasks under the supervision of a main processor, the higher speed, lower power and reconfiguration ability of the Xilinx devices are a considerable advantage. A study has been performed on the disturbance of the spacecraft potential resulting from the operation of the relaxation sounder (Whisper) on Cluster. It should be possible to substantially reduce the disturbance by modifying the sounding waveform (cosine window plus DC offset).

Scientific Interests Observations of ducting of Chorus waves, using Cluster wave data, electron density and spacecraft potential. Observation of Chorus waveforms and propagation, using Cluster EFW internal burst data.

Possible Contributions to RPWI To attract funding the team’s contribution should be associated with a specific scientific data product. Based on our previous experience and interests, we could contribute to RPWI in the following areas: Control and signal processing for Mutual Impedance Measurements. Software/HDL for wave analysis. Direct sampling receiver.