MDE based FPGA physical Design Fast prototyping with Smalltalk

Slides:

Advertisements

Similar presentations

FPGA (Field Programmable Gate Array)

Advertisements

VHDL - I 1 Digital Systems. 2 «The designer’s guide to VHDL» Peter J. Andersen Morgan Kaufman Publisher Bring laptop with installed Xilinx.

EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.

The Concept of Computer Architecture

FPGA chips and DSP Algorithms By Emily Fabes. 2 Agenda FPGA Background Reasons to use FPGA’s Advantages and disadvantages of using FPGA’s Sample VHDL.

Behavioral Design Outline –Design Specification –Behavioral Design –Behavioral Specification –Hardware Description Languages –Behavioral Simulation –Behavioral.

A High Performance Application Representation for Reconfigurable Systems Wenrui GongGang WangRyan Kastner Department of Electrical and Computer Engineering.

 Y. Hu, V. Shih, R. Majumdar and L. He, “Exploiting Symmetries to Speedup SAT-based Boolean Matching for Logic Synthesis of FPGAs”, TCAD  Y. Hu,

Tejas Bhatt and Dennis McCain Hardware Prototype Group, NRC/Dallas Matlab as a Development Environment for FPGA Design Tejas Bhatt June 16, 2005.

Bridging the Gap Between Theory and Hardware Mario D. Marino, G. Robins, K. Skadron and L. Wang {mdm9uw,robins,skadron,lw2aw}.cs.virginia.edu Department.

Center for Embedded Computer Systems University of California, Irvine and San Diego Loop Shifting and Compaction for the.

Reconfigurable Computing in the Undergraduate Curriculum Jason D. Bakos Dept. of Computer Science and Engineering University of South Carolina.

UCB November 8, 2001 Krishna V Palem Proceler Inc. Customization Using Variable Instruction Sets Krishna V Palem CTO Proceler Inc.

Implementation of DSP Algorithm on SoC. Characterization presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompany engineer : Emilia Burlak.

Dr. Konstantinos Tatas ACOE201 – Computer Architecture I – Laboratory Exercises Background and Introduction.

© Copyright Alvarion Ltd. Hardware Acceleration February 2006.

Computer Architecture The Concept Ola Flygt V ä xj ö University

Reconfigurable Hardware in Wearable Computing Nodes Christian Plessl 1 Rolf Enzler 2 Herbert Walder 1 Jan Beutel 1 Marco Platzner 1 Lothar Thiele 1 1 Computer.

FPGA Fault Emulator Jiří Kvasnička, Pavel Kubalík, Hana Kubátová.

Trigger design engineering tools. Data flow analysis Data flow analysis through the entire Trigger Processor allow us to refine the optimal architecture.

General Theme In general work in teams combining architects, compiler developers, performance and tools engineers, and application experts –Note this extends.

Teaching Functional Verification – Course Organization Design Automation Conference Sunday, June 9, 2002.

1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.

VHDL Project Specification Naser Mohammadzadeh. Schedule  due date: Tir 18 th 2.

GRECO - CIn - UFPE1 A Reconfigurable Architecture for Multi-context Application Remy Eskinazi Sant´Anna Federal University of Pernambuco – UFPE GRECO.

COE 405 Design and Modeling of Digital Systems

Galen SasakiEE 260 University of Hawaii1 Electronic Design Automation (EDA) EE 260 University of Hawaii.

ECE 449: Computer Design Lab Coordinator: Kris Gaj TAs: Tuesday session: Pawel Chodowiec Thursday session: Nghi Nguyen.

Software Engineering Methodology for Reconfigurable Platforms Damien Picard and Loic Lagadec Architectures et Systèmes, Lab-STICC Université de Bretagne.

ESL and High-level Design: Who Cares? Anmol Mathur CTO and co-founder, Calypto Design Systems.

© 2012 xtUML.org Bill Chown – Mentor Graphics Model Driven Engineering.

PRESENTED BY, SARANYA , GAYATHRI, II ECE-B.

Design Space Exploration for Application Specific FPGAs in System-on-a-Chip Designs Mark Hammerquist, Roman Lysecky Department of Electrical and Computer.

An Architecture and Prototype Implementation for TCP/IP Hardware Support Mirko Benz Dresden University of Technology, Germany TERENA 2001.

1 - CPRE 583 (Reconfigurable Computing): VHDL to FPGA: A Tool Flow Overview Iowa State University (Ames) CPRE 583 Reconfigurable Computing Lecture 5: 9/7/2011.

Workshop - November Toulouse Astrium Use Case.

Design Flow: HW vs. SW Yilin Huang Overview Software: features and flexibility Hardware: performance Designs have different focuses.

Digital Design Using VHDL and PLDs ECOM 4311 Digital System Design Chapter 1.

Teaching Functional Verification – Course Organization Design Automation Conference Sunday, June 9, 2002.

Goals in Wearable Computing Jan Beutel, Michael Eisenring, Marco Platzner, Christian Plessl, Lothar Thiele Computer Engineering and Networks Lab Swiss.

Introduction to Field Programmable Gate Arrays (FPGAs) EDL Spring 2016 Johns Hopkins University Electrical and Computer Engineering March 2, 2016.

Presenter: Yi-Ting Chung Fast and Scalable Hybrid Functional Verification and Debug with Dynamically Reconfigurable Co- simulation.

SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.

Introduction to the FPGA and Labs

Introduction to Vivado Design Suite

Programmable Hardware: Hardware or Software?

Develop Software Earlier

A New Logic Synthesis, ExorBDS

Ph.D. in Computer Science

Welcome: Intel Multicore Research Conference

Introduction to Programmable Logic

Xilinx Ready to Use Design Solutions

ENG3050 Embedded Reconfigurable Computing Systems

FPGAs in AWS and First Use Cases, Kees Vissers

IP – Based Design Methodology

Programmable Logic Devices: CPLDs and FPGAs with VHDL Design

Reverse Engineering: A Roadmap

Reconfigurable Computing

Dynamically Reconfigurable Architectures: An Overview

Matlab as a Development Environment for FPGA Design

Embedded systems, Lab 1: notes

Teaching Functional Verification – Course Organization

VHDL Introduction.

HIGH LEVEL SYNTHESIS.

CS 153 Logic Design Lab Professor Ian G. Harris

THE ECE 554 XILINX DESIGN PROCESS

Digital Designs – What does it take

NetFPGA - an open network development platform

THE ECE 554 XILINX DESIGN PROCESS

(Lecture by Hasan Hassan)

Presentation transcript:

MDE based FPGA physical Design Fast prototyping with Smalltalk Ciprian Teodorov, Loïc Lagadec Loic.lagadec@univ-brest.fr Lab-STICC MOCS UMR 3192

FPGAs “Flexible” hardware Time to market Hard to program Hard to debug Compute node i1 LUT µP LUT LUT I1-i2 E/S i2 LUT i1 LUT I1+i2 LUT i2 Programmable interconnection LUT LUT LUT

FPGAs “Flexible” hardware Time to market Hard to program Hard to debug EDA required ! C to circuit Debug Benchmarking

Our Smalltalk-based EDA legacy

Legacy backfires Early developments (MADEO) started in 1996 Fast evolving domain (Moore + Murfy) Refactoring is not enough to keep in the race We have to re-design our framework

1 2 New direction We need to shift from To In order to deliver a generic solution to be tailored on demand To a repository of model, algorithms, components In order to deliver Performances Scalability Flexibility Durability 1 2

LEGACY

Front end C code Circuit High level synthesis (compilation) Ressources allocation (logic synthesis) Circuit

Programming an FPGA in 4 steps

ADL Based EDA generators Spécification Architecture Architecture specification ADL Description Exploration Application Synthesizer Compiler P&R Bitstream generator HW Prototype HW Prototype Configuration Controller Testbenches Testbenches Synthesis/Compilation Compilation Simulation Simulation Validation Validation 10

Simulation & synthesis Our flow Context Resources Zone Zone Zone ADL Description Reconfigurable zones description Behavioral code Bitstream model Resource model Configuration model Bistream Architecture VHDL Configuration controller Prototype 11 Simulation & synthesis

Some examples 12

RE-DESIGN

Goal oriented view extraction

Tool engine

Models as common vocabulary

Combinational circuit modeling

Target modeling

Re-design / copy down

CONCLUSION

Let’s try to summarize Succes: target, tool flow

Thank you for your attention Conclusion Future work: Tools integration (eg Mondrian integration) Performances improvement Test coverage Algorithm pick and play GUI Thank you for your attention