Srinivas Aluri Jaimin Mehta

Slides:



Advertisements
Similar presentations
Verifying Performance of a HDL design block
Advertisements

SOC Design: From System to Transistor
by Adiel Khan Staff CAE Synopsys
In collaboration with Hualin Gao, Richard Duncan, Julie A. Baca, Joseph Picone Human and Systems Engineering Center of Advanced Vehicular System Mississippi.
How to Accelerate the Analog Design Verification Flow Itai Yarom Senior Verification Expert Synopsys.
MS-SoC Best Practices – Advanced Modeling & Verification Techniques for first-pass success By Neyaz Khan Greg Glennon Dan Romaine.
Electronics’2004, Sozopol, September 23 Design of Mixed Signal Circuits and Systems for Wireless Applications V. LANTSOV, Vladimir State University
MotoHawk Training Model-Based Design of Embedded Systems.
Characterization Presentation Spring 2006 Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System.
Matlab as a Design Environment for Wireless ASIC Design June 16, 2005 Erik Lindskog Beceem Communications, Inc.
Guest Lecture by Ben Magstadt CprE 281: Digital Logic.
System-On-a-Chip: A case study based on the ELIET Chip
Guest Lecture by Ben Magstadt CprE 281: Digital Logic.
© 2002 The MathWorks, Inc. September 2002 Advanced Embedded Tool capabilities for Texas Instruments DSPs © 2002 The MathWorks, Inc. David Hilf Third Party.
Matrix Multiplication on FPGA Final presentation One semester – winter 2014/15 By : Dana Abergel and Alex Fonariov Supervisor : Mony Orbach High Speed.
SystemC: A Complete Digital System Modeling Language: A Case Study Reni Rambus Inc.
REXAPP Bilal Saqib. REXAPP  Radio EXperimentation And Prototyping Platform Based on NOC  REXAPP Compiler.
A New Method For Developing IBIS-AMI Models
Robust Low Power VLSI ECE 7502 S2015 Analog and Mixed Signal Test ECE 7502 Class Discussion Christopher Lukas 5 th March 2015.
1 Computer Architecture Research Overview Rajeev Balasubramonian School of Computing, University of Utah
Weekly Group Meeting Project: Software Defined Radio Development using Network-On-Chip based Rapid Prototyping Platform By Assad Saleem.
Using Formal Verification to Exhaustively Verify SoC Assemblies by Mark Handover Kenny Ranerup Applications Engineer ASIC Consultant Mentor Graphics Corp.
1 Extending FPGA Verification Through The PLI Charles Howard Senior Research Engineer Southwest Research Institute San Antonio, Texas (210)
University of Catania Computer Engineering Department 1 Educational tools for complex topics: a case study for Network Based Control Systems Prof. Orazio.
Electrocardiogram (ECG) application operation – Part B Performed By: Ran Geler Mor Levy Instructor:Moshe Porian Project Duration: 2 Semesters Spring 2012.
Boost Verification Results by Bridging the Hw/Sw Testbench Gap by Matthew Ballance Verification Technologist Mentor Graphics.
STATEFLOW AND SIMULINK TO VERILOG COSIMULATION OF SOME EXAMPLES
© 2010 Altera Corporation—Public Modeling and Simulating Wireless Systems Using MATLAB ® and Simulink ® 2010 Technology Roadshow.
High Speed Digital Systems Lab. Agenda  High Level Architecture.  Part A.  DSP Overview. Matrix Inverse. SCD  Verification Methods. Verification Methods.
Electrical and Computer Engineering University of Cyprus LAB 1: VHDL.
Sub-Nyquist Sampling Algorithm Implementation on Flex Rio
Final Presentation Implementation of DSP Algorithm on SoC Student : Einat Tevel Supervisor : Isaschar Walter Accompanying engineer : Emilia Burlak The.
1 Extending FPGA Verification Through The PLI Charles Howard Senior Research Engineer Southwest Research Institute San Antonio, Texas (210)
1 Hardware/Software Co-Design Final Project Emulation on Distributed Simulation Co-Verification System 陳少傑 教授 R 黃鼎鈞 R 尤建智 R 林語亭.
SOC Virtual Prototyping: An Approach towards fast System- On-Chip Solution Date – 09 th April 2012 Mamta CHALANA Tech Leader ST Microelectronics Pvt. Ltd,
Automated Validation of SAP Automated Test Tool (cAST ) Validation Methodology (cMAP)
Using Custom Accelerators in Wireless Systems Alex Papakonstantinou, Deming Chen Illinois Center for Wireless Systems Wireless SoC Design Trends and Challenges.
INFSO-RI Enabling Grids for E-sciencE Using of GANGA interface for Athena applications A. Zalite / PNPI.
CprE 281: Verilog Tutorial Ben Magstadt – Master’s Student Electrical Engineering.
Architecture optimization and design verification of the Timepix3 and the Velopix pixel ASICs Tuomas Poikela (TUCS/CERN) SV/UVM Mini workshop.
Verification Environment for a Simple Pixel Chip Model Pixel Phase 2 Electronics Meeting during TK Week – E. Conti *, P. Placidi *, S. Marconi.
SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.
EE694v - Verification - Lect 12
Gopakumar.G Hardware Design Group
Software Testing.
A Case Study of the Rehosting from VHDL to Matlab/C
The architecture of the P416 compiler
Mixed-Digital/Analog Simulation and Modeling Research
Extending Model-Driven Engineering in Tango
SoCKs Flow: Here, There, and Back Again
THE PROCESS OF EMBEDDED SYSTEM DEVELOPMENT
System Design.
The Client/Server Database Environment
WORKSHOP 3 GSE IMPORT.
Anne Pratoomtong ECE734, Spring2002
Teaching The Art of Verification
Matlab as a Development Environment for FPGA Design
Peter J. Ashenden The University of Adelaide
Matlab as a Design Environment for Wireless ASIC Design
Unleashing the power of customized reports testing framework
QGen and TQL-1 Qualification
QGen and TQL Qualification
CSSSPEC6 SOFTWARE DEVELOPMENT WITH QUALITY ASSURANCE
Software Test Automation and Tools
SystemVerilog for Verification
Automation of Control System Configuration TAC 18
by Neyaz Khan Senior PMTS Maxim Integrated Products
AN INEXPENSIVE ROBOTIC KIT FOR CHILDREN EDUCATION
Presentation transcript:

Srinivas Aluri Jaimin Mehta Advanced Functional Verification Methodology Using UVM For Complex DSP Algorithms In Mixed Signal RF SoCs Srinivas Aluri Jaimin Mehta

Agenda About this paper Verification architecture Matlab integration with HVL Use case illustrations Conclusion Q & A

About this paper Complex mixed signal SOC’s involving RF front end and digital signal processing blocks create a unique challenge for functional verification. Signal processing tools provides powerful built in functions, to realize DSP functionality, signal generation and power spectral analysis. This paper illustrates a methodology to integrate commercial signal processing tools into UVM to create a robust self-checking test bench which can thoroughly verify complex DSP algorithms.

Verification architecture Test bench is architected using UVM with various UVC’s for configuration of signal processing chain and stimulus generation. Analog frontend and mixed signal modules which transfer data to DSP are implemented in discrete domain using VerilogAMS to speed up simulations SV interfaces and monitors are used along the signal chain to pool data at the input and output of each component and transfer data at a transaction level into the scoreboard. Digital signal path consisting of typical signal processing blocks like decimators, interpolators, gain etc.. are verified extensively by integrating signal processing checkers and reference model into test bench environment.

Matlab integration with HVL Reference model/checker should be coded in matlab with .m file extension. Input parameters need to be made string type for the matlab function. Using matlab compiler convert .m file into executable shell script. Create a command string with executable shell script along with its necessary parameters. Execute the command string from HVL using $system() function.

Matlab integration flow chart

TB: illustration -1

TB: illustration - II

Conclusion Mentioned procedure was successfully used to call complex mat lab checkers, reference model created in mat lab. This methodology helped us in creating effective self-checking test bench architecture, and enabled us to re-use most of the system level functions and reference model thus reducing verification cycle time. Complex signal processing functions can easily be coded in matlab and called from systemverilog, which reduces the complexity and many lines of code needed if the same is implemented in HVL’s. Finally this methodology also has proven effective when running lot of regressions, since it does not need to invoke the mat lab engine.

Thanks for your time!! Email: s-aluri@ti.com