Next Linear Collider Test Accelerator and EPICS

Slides:



Advertisements
Similar presentations
Motor Control Lab Using Altera Nano FPGA
Advertisements

Test of LLRF at SPARC Marco Bellaveglia INFN – LNF Reporting for:
Stephanie Allison Integration with the SLC Control April 7, 2005 Introduction PNET Receiver VME Module SLC-Aware IOC Existing.
Tracker Controls MICE Controls and Monitoring Workshop September 25, 2005 A. Bross.
June 17, 2008 LCLS FAC D. Fairley MATLAB Feedback Phase II Commissioning.
Stephanie Allison Integration with the SLC Control Oct 27, Introduction Demo SLC-Aware IOC Plans for Next 12 Months.
Dayle Kotturi SLC April 29, 2004 Outline Motivation Key Components Status Update SLC / EPICS Timing Software Tasks Hardware.
Stanford Linear Accelerator Center Next Linear Collider Test Accelerator EPICS Support S. Allison, R. Chestnut, M. Clausen, K. Luchini.
Diagnostics and Controls K. Gajewski ESS Spoke RF Source Accelerator Internal Review.
The TIMING System … …as used in the PS accelerators.
Agenda Adaptation of existing open-source control systems from compact accelerators to large scale facilities.
3/7/05A. Semenov Batch-by-Batch Intensity Monitor 1 Two-Channel Batch by Batch Intensity Monitor for Main Injector BBI.
REAL-TIME SOFTWARE SYSTEMS DEVELOPMENT Instructor: Dr. Hany H. Ammar Dept. of Computer Science and Electrical Engineering, WVU.
SNS Integrated Control System EPICS Collaboration Meeting SNS Machine Protection System SNS Timing System Coles Sibley xxxx/vlb.
1 Computer System Overview Chapter 1. 2 n An Operating System makes the computing power available to users by controlling the hardware n Let us review.
Input and Output Computer Organization and Assembly Language: Module 9.
Input/ Output By Mohit Sehgal. What is Input/Output of a Computer? Connection with Machine Every machine has I/O (Like a function) In computing, input/output,
CRIO as a hardware platform for Machine Protection. W. Blokland S. Zhukov.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
LIPAc status report EPICS Integration and Commissioning + RFQ LCS status at INFN/LNL Alvaro Marqueta LIPAc Project Team on behalf of the LIPAc Control.
Running EPICS on NI CompactRIO Initial Experience Eric Björklund (LA-UR )
ASTA roadmap to EPICS and other upgrades Remote monitoring and control DAQ Machine protection Dark current energy spectrometer.
CLS Control System Progress Report Elder Matias Canadian Light Source University of Saskatchewan Saskatoon Saskatchewan.
K. Luchini LCLS Controls, July 1, 2005 SLAC Aware IOC EPICS Magnet Functional Requirements Introduction Magnet Functions.
REAL-TIME SOFTWARE SYSTEMS DEVELOPMENT Instructor: Dr. Hany H. Ammar Dept. of Computer Science and Electrical Engineering, WVU.
Operational SNS Karen S. White Controls Group Leader 10/11/10.
Experience Running Embedded EPICS on NI CompactRIO Eric Björklund Dolores Baros Scott Baily.
EPICS Control Software Linac Coherent Light Source Stanford Synchrotron Radiation Laboratory Stanford Linear Accelerator Center.
SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.
Issues in Accelerator Control Bob Dalesio, December 23, 2002.
K. Luchini LCLS Injector /BC1 Magnet PS Final Design Review, March 30, Injector and BC1 Magnet PS Controls K. Luchini.
Fast Fault Finder A Machine Protection Component.
NCSX CD-4/MIE block diagrams April 18, 2007 P. Sichta rev 0.
The recent history and current state of the linac control system Tom Himel Dec 1,
Stephanie Allison SLC-Aware April 5, 2005 Introduction Description Issues Progress Plans for 2005 SLC-Aware IOC LCLS Collaboration,
Senior DesignSoftware-1Seattle Pacific University High-level Software Design Context Diagram Connections between major components Synchronization with.
Connecting LabVIEW to EPICS network
Stanford Linear Accelerator Center Ron Chestnut EPICS Collaboration Mtg May 21-23, SLAC EPICS Projects Yesteryear, Today, and Tomorrow.
1 MICE Tracker Readout Update Introduction/Overview TriP-t hardware tests AFE IIt firmware development VLSB firmware development Hardware progress Summary.
11 th February 2008Brian Martlew EPICS for MICE Status of the MICE slow control system Brian Martlew STFC, Daresbury Laboratory.
K. Luchini LCLS Injector /BC1 Magnet PS Final Design Review, March 30, Injector and BC1 Magnet PS Controls K. Luchini.
Robert C. Sass Sheng Peng LCLS Upgrade Review June IOC Requirements 1 LCLS Phase I Upgrade; IOC CAMAC Support Requirements Robert C. Sass Sheng.
Stanford Linear Accelerator Center Ron Chestnut EPICS Collaboration Mtg June 18-20, SLAC Tune Tracker/Feedback Mike Laznovsky.
ESS Timing System Plans Timo Korhonen Chief Engineer, Integrated Control System Division Nov.27, 2014.
RF acceleration and transverse damper systems
Tracker readout, DAQ, C&M and calibration
SCADA for Remote Industrial Plant
Microcontroller Applications
SLC-Aware IOC LCLS Collaboration Jan 26, 2005
Introduction Functional Requirements (Stephanie) SLC Executive (Diane)
SLS Timing Master Timo Korhonen, PSI.
LabVIEW EPICS Client I/O Server
Performance of RHIC Vacuum Instrumentation and Control
Chapter 10 © 2011, The McGraw-Hill Companies, Inc.
Timing and Event System S. Allison, M. Browne, B. Dalesio, J
The IFR Online Detector Control at the BaBar experiment at SLAC
A Portion of the SCP RF Control System LCLS Related
LCLS Event System - Software
The IFR Online Detector Control at the BaBar experiment at SLAC
The Online Detector Control at the BaBar experiment at SLAC
Training Module Introduction to the TB9100/P25 CG/P25 TAG Customer Service Software (CSS) Describes Release 3.95 for Trunked TB9100 and P25 TAG Release.
Power Supply Control for BEPCII
EPICS: Experimental Physics and Industrial Control System
KAGRA PLC System Overview
EPICS at SLAC EPICS/SLC Controls Co-existence LCLS Injector Support
Beam Synchronous Acquisition on IOC
EPICS status and future at KEK Control Group / Commissioning Group e-/e+ Injector Linac, KEK, Japan Masanori Satoh.
SLC-Aware IOC Magnet Functional Requirements
Red Pitaya with EPICS Andraz Pozar EPICS Collaboration Meeting
Chapter 13: I/O Systems “The two main jobs of a computer are I/O and [CPU] processing. In many cases, the main job is I/O, and the [CPU] processing is.
Presentation transcript:

Next Linear Collider Test Accelerator and EPICS PSI Epics Meeting May, 2001 S. Allison, R. Chestnut, M. Clausen, K. Luchini

Current NLCTA Controls Originally an EPICS target Mixture of SLC, Labview, Veetest Slow (1/2 Hertz control) Two structures with two klystrons each “Process” structures to show feasibility/durability for NLC Desire to run without operators present

What’s the big deal? Structures are critical for NLC design Results are pivotal for the NLC cotillion at Snowmass Current intense involvement by a diagnostics group SWAT team Current intense scrutiny by management

NLCTA RF Processing Layout Drive 1 Sled Klys Out RE1 FE1 Drive 2 RE2 FE2 Load1 Load2 These measurement points correspond to the variables mentioned in the briefing. These are in Joules, and are the integral over the RF pulse.

The move to EPICS Slow IOC (MV177) Fast IOC (MVME 2700) Alan Bradley VSAM Fast IOC (MVME 2700) ADC signals TDC signals DAC control Digital I/O

Slow IOC Alan Bradley interface to move from Veetest to Epics Prying details from PLC programmers Lots of signals – the devil is in the details Work well under way, with many details remaining

Fast IOC 60 (or 120 Hz) operation New (for us) integrating ADC, TDC, DAC and digital I/O support New (for us) Power PC Requirements specify pulse by pulse monitor and control of structure processing

Fast IOC Hardware MVME 2700 Power PC Caen V265 Gated ADC (3) Lecroy 1176 TDC VMIC 2534 32-bit Digital I/O VMIC 4100 12-bit D/A Joerger VTR812 12-bit digitizer (later)

Fast IOC fast loop Read in 20 ADC signals and 6 TDC signals Perform limit checks on various power measurements Disable on one felony OR two parole violations in quick succession Provide ring buffers for off-line analysis All of the above synchronized on each pulse

Fast ADC and “PIOP” records One ADC interrupts; other records fired by events; whole fast loop is one lockset. One “ADC” record for each module Quadratic conversion per channel Circular buffers built in

Fast ADC Record 120 Hz 8 HW Inputs Per Channel: FE1 Signal in Joules N-sec circ. buffer FE1 Load1 …… 8x3 conversion coefficients

Fast ADC and “PIOP” records One “PIOP” record per structure – not 1-to-1 with ADC records. “PIOP” record has 20 or so db links to hard-coded PVs. One ADC and one PIOP at 60 Hz take 6% of the MV177 Seems to take about .0016 seconds per loop.

“PIOP” subroutine record 120 Hz Functioning: Calculate NORM, LOST Check for warning/error Drive GO/NOGO digital output Inputs: 9( or maybe12) converted ADC signals + limits

Fast IOC asynchronous fast code Implement re-enabling strategies for different failure modes Watch vacuums and other relevant data Can also trip off on vacuum All of the above fast, but asynchronous to the pulse-by-pulse flow

Next Milestones May 7 – have local testing done; ready to move equipment down to NLCTA. May 15 – next run starts; be ready to run parasitically June 29 – Current structures at end of life; Snowmass; cut over to Epics as primary system.

The other 20% Displays (many) Infrastructure (save/restore, archiver, configs, CUDs, StripTool, SIP, SCP support, alarm logging) Testing – modules, drivers, and fast, synchronous software Matlab support (offline event analysis)

The really big deal Data storage for archiving (Network layout, computer center role, etc.) Faster machines (additional load!) NLCTA could keep a fast Sun busy AND fill any space we can give them.