Design Specification Document

Slides:



Advertisements
Similar presentations
L23 – Adder Architectures. Adders  Carry Lookahead adder  Carry select adder (staged)  Carry Multiplexed Adder  Ref: text Unit 15 9/2/2012 – ECE 3561.
Advertisements

L9 – State Assignment and gate implementation. States Assignment  Rules for State Assignment  Application of rule  Gate Implementation  Ref: text.
L7 – Derivation of State Graphs and Tables – Moore Machines.
Midterm Exam ReviewCopyright Joanne DeGroat, ECE, OSU1 Verification Project 2 Rubric for Plan/Report.
9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Design Creating a sequential circuit to address a.
9/15/09 - L25 Registers & Load Enable Copyright Joanne DeGroat, ECE, OSU1 Registers & Load Enable.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexers.
10/24/11 - Workflow ManagementCopyright Joanne DeGroat, ECE, OSU1 Project Workflow Management.
2/2/09 - L13 Prooosals & Progress Reports Copyright Joanne DeGroat, ECE, OSU1 Proposals and Progress Reports.
9/15/09 - L7 Two Level Circuit Optimization Copyright Joanne DeGroat, ECE, OSU1 Two Level Circuit Optimiztion An easier way to generate a minimal.
EE694v-Verification-Lect11-1- Lect : The FP adder test plan As noted earlier – there is a difference in black box and while box testing and verificiation.
1/8/ L20 Project Step 8 - Data Path Copyright Joanne DeGroat, ECE, OSU1 State Machine Design with an HDL A methodology that works for documenting.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.
L6 – Derivation of State Graphs and Tables. State Graphs and Tables  Problem Statement translation To State Graphs To State Tables  Ref: text : Unit.
1/8/ L23 Project Step 9 - Sequential Machine Copyright Joanne DeGroat, ECE, OSU1 Project Step 9 Beyond the ALU and Datapath. Sequential Machine.
1/8/ L7 Project Step 3Copyright Joanne DeGroat, ECE, OSU1 Project Step 3 Structural Modeling and the Generate Statement.
9/15/09 - L24 Other FF TypesCopyright Joanne DeGroat, ECE, OSU1 Other FF Types.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.
9/15/09 - L13 Technology Mapping & Verificaiton Copyright Joanne DeGroat, ECE, OSU1 Technology Mapping and Verification.
8/30/2012Copyright Joanne DeGroat, ECE, OSU1 Using ModelSim under LINUX.
9/15/09 - L19 Sequential CircuitsCopyright Joanne DeGroat, ECE, OSU1 Sequential Cirucits.
© 2009 Cisco Systems, Inc. All rights reserved. ROUTE v1.0—1-1 Planning Routing Services Lab 1-1 Debrief.
Common Elements in Sequential Design. Lecture 3 topics  Registers and Register Transfer  Shift Registers  Counters Basic Counter Partial sequence counters.
MicroBaby ALU.
2/2/09 - L15 Presentation Guidelines Copyright Joanne DeGroat, ECE, OSU1 Presentation Guidelines.
State Machine Design with an HDL
L5 – Sequential Circuit Design
Modification that can be done to the datapath.
Copyright Joanne DeGroat, ECE, OSU
Behavioral modeling of a dual ported register set.
Copyright Joanne DeGroat, ECE, OSU
Project Step 2 – A single bit slice of the ALU
Modification that can be done to the datapath.
Incrementing and Decrementing
Copyright Joanne DeGroat, ECE, OSU
MicroBaby Datapath.
Project Step 1 Due – see webpage
L25 – Datapath ALU.
MicroBaby Datapath.
Copyright Joanne DeGroat, ECE, OSU
State Machine Design with an HDL
L22 – Register Set Debugging
IEEE Floating Point Adder
Step 2 in behavioral modeling. Use of procedures.
How do you achieve deterministic concurrent simulation.
Timing & Concurrency II
Copyright Joanne DeGroat, ECE, OSU
L11 – Midterm Review.
Beyond the ALU and Datapath. Sequential Machine Modeling exercise.
IEEE Floating Point Adder Verification
Copyright Joanne DeGroat, ECE, OSU
Behavioral modeling of a dual ported register set.
L7s Multiple Output example
L11 – State Machine Analysis
Copyright Joanne DeGroat, ECE, OSU
Structural Modeling and the Generate Statement
Project Step 2 – A single bit slice of the ALU
Copyright Joanne DeGroat, ECE, OSU
Copyright Joanne DeGroat, ECE, OSU
Timing & Concurrency II
Step 2 in behavioral modeling. Use of procedures.
L4 – An overview of Quartis
© Copyright Joanne DeGroat, ECE, OSU
Timing & Concurrency II
L25 – Final Review AU 15 Final Exam – Classroom – Journalism 300
Copyright Joanne DeGroat, ECE, OSU
Beyond the ALU and Datapath. Sequential Machine Modeling exercise.
Copyright Joanne DeGroat, ECE, OSU
Project Step 2 – A single bit slice of the ALU
Structural Modeling and the Generate Statement
Presentation transcript:

Design Specification Document A living document Specified the detail, at a high level, of what the design must satisfy. The Inputs and Outputs Specified as to number, format of each, input control signals, etc. Same for the outputs The internals High level specification of what transformation is done to the inputs to generate the outputs. Should include algorithms to use, and information on architecture of the execution unit(s). 1/8/2007 - Extra Credit Copyright 2006 - Joanne DeGroat, ECE, OSU

Copyright 2006 - Joanne DeGroat, ECE, OSU The Design Document Follows directly from the specification document. Gives specific details on how the design accomplishes what was specified. Need to the specification document to fully grasp what is presented. Should include the timeline for the effort. 1/8/2007 - Extra Credit Copyright 2006 - Joanne DeGroat, ECE, OSU

Copyright 2006 - Joanne DeGroat, ECE, OSU Verification Plan Goes hand in hand with the previous documents. Given how the design is implemented, it is the plan on how it will be verified that the implementation meets the specification through functional verification. Functional verification is supported by ModelSim and Questa, the tools we have access to. The Plan specifies the specific tasks to be done, the personal, the timeline, the methodology and tools to be used. 1/8/2007 - Extra Credit Copyright 2006 - Joanne DeGroat, ECE, OSU

The Verification Report The verification report covers the results of the verification effort, summarizing the results of each verification task presented in the Verification Plan. 1/8/2007 - Extra Credit Copyright 2006 - Joanne DeGroat, ECE, OSU

Copyright 2006 - Joanne DeGroat, ECE, OSU The Oral Report This report is an oral and slide presentation of what is contained in the 4 documents. It should cover the Specifications The design The verification plan The results of the verification effort And have a summary that the unit is good to market as IP. 1/8/2007 - Extra Credit Copyright 2006 - Joanne DeGroat, ECE, OSU