Ubiquitous Presenter http://up.ucsd.edu Beth Simon William Griswold and the UCSD UP development team.

Slides:

Advertisements

Similar presentations

Instruction Set Design

Advertisements

1 Lecture 3: Instruction Set Architecture ISA types, register usage, memory addressing, endian and alignment, quantitative evaluation.

Computer Organization and Architecture

6.1 Introduction Two details related to instructions –The way instructions are specified –The ways that operands can be specified.

CH11 Instruction Sets: Addressing Modes and Formats

Pentium Addressing Modes

Chapter 11 Instruction Sets: Addressing Modes and Formats HW: 11.4, 5, 13, 16 (Due 11/15)

©UCB CPSC 161 Lecture 5 Prof. L.N. Bhuyan

ADDRESSING MODES OF Addressing Modes of  To perform any operation, we have to give the corresponding instructions to the microprocessor.

Mr. Gursharan Singh Tatla

Processor Organization and Architecture Module III.

1  2004 Morgan Kaufmann Publishers Instructions: bne $t4,$t5,Label Next instruction is at Label if $t4≠$t5 beq $t4,$t5,Label Next instruction is at Label.

December 8, 2003Other ISA's1 Other ISAs Next, we discuss some alternative instruction set designs. – Different ways of specifying memory addresses – Different.

Classifying GPR Machines TypeNumber of Operands Memory Operands Examples Register- Register 30 SPARC, MIPS, etc. Register- Memory 21 Intel 80x86, Motorola.

Activating Computer Architecture with Classroom Presenter Beth Simon University of San Diego Richard Anderson, Steven Wolfman University of Washington.

Instruction Set Architecture The portion of the machine visible to the programmer Issues: Internal storage model Addressing modes Operations Operands Encoding.

COMPUTER ARCHITECURE INSTRUCTION SET ARCHITECTURE.

Lecture 8: 9/19/2002CS170 Fall CS170 Computer Organization and Architecture I Ayman Abdel-Hamid Department of Computer Science Old Dominion University.

Oct. 25, 2000Systems Architecture I1 Systems Architecture I (CS ) Lecture 9: Alternative Instruction Sets * Jeremy R. Johnson Wed. Oct. 25, 2000.

Computer Organization

EEL5708/Bölöni Lec 8.1 9/19/03 September, 2003 Lotzi Bölöni Fall 2003 EEL 5708 High Performance Computer Architecture Lecture 5 Intel 80x86.

COMPUTER ORGANIZATION AND ASSEMBLY LANGUAGE Lecture 21 & 22 Processor Organization Register Organization Course Instructor: Engr. Aisha Danish.

Processor Structure and Function Chapter8:. CPU Structure  CPU must:  Fetch instructions –Read instruction from memory  Interpret instructions –Instruction.

Addressing Modes and Formats

WEEK 3 I/O Port Programming ET2640 Microprocessors and Microcontrollers.

1 ADDRESSING MODES Addressing Modes: * Specifies a rule for interpreting or modifying the address field of the instruction (before the operand is actually.

Addressing Modes Instruction – Op-code – Operand Addressing mode indicates a way of locating data or operands. – Any instruction may belong to one or more.

Computer Architecture

1 Contents: 3.1 Instruction format and Addressing Modes 3.2 Instruction Introduction Chapter 3 Instruction system.

1/11/02CSE ISA's part 2 Instruction Set Architectures Part 2 I/O systemInstr. Set Proc. Compiler Operating System Application Digital Design Circuit.

Displacement (Indexed) Stack

ISA - Instruction Set Architecture

William Stallings Computer Organization and Architecture 6th Edition

Overview Introduction General Register Organization Stack Organization

Chapter 11 Instruction Sets

A Closer Look at Instruction Set Architectures

COMP2121: Microprocessors and Interfacing

Alvaro Mauricio Peña Dariusz Niworowski Frank Rodriguez

8051 Addressing Modes The way, using which the data source or destination addresses are specified in the instruction mnemonic for moving the data, is.

A Closer Look at Instruction Set Architectures: Expanding Opcodes

William Stallings Computer Organization and Architecture 8th Edition

Processor Organization and Architecture

Data Representation – Instructions

The fetch-execute cycle

Introduction to Micro Controllers & Embedded System Design Background to Module4 Department of Electrical & Computer Engineering Missouri University.

CS170 Computer Organization and Architecture I

September 24 Test 1 review More programming

MIPS Procedure Calls CSE 378 – Section 3.

ECEG-3202 Computer Architecture and Organization

Stack Relative Deferred (sf) Indexed (x) Stack Indexed (sx)

Computer Architecture and the Fetch-Execute Cycle

68000 Architecture, Data Types and Addressing Modes

Computer Architecture

Stack Relative Deferred (sf) Indexed (x) Stack Indexed (sx)

CPU has 6 special locations called registers

Chapter 4: Computer Architecture

Evolution of ISA’s ISA’s have changed over computer “generations”.

Instruction Set Summary

CPU Structure and Function

Chapter 11 Processor Structure and function

William Stallings Computer Organization and Architecture 8 th Edition Chapter 11 Instruction Sets: Addressing Modes and Formats.

Computer Organization

Presentation transcript:

Ubiquitous Presenter http://up.ucsd.edu Beth Simon William Griswold and the UCSD UP development team

Addressing Modes how do we specify the operand we want? Immediate #25 The operand (25) is part of the instruction R3 (sometimes written $3) The operand is the contents of register 3 M[R3] Use contents of R3 as address into memory; find the operand there. This is a special case of... M[R3 + 160] Add the displacement (160) to contents of R3, look in that memory location for the operand If register is PC, this is “PC-relative addressing” All our example ISA’s have the above modes Register (direct) Register (indirect) Base+Displacement One other used for jumps, in the book psuedodirect

How do we achieve increased performance? (Gene) Amdahl’s Law IBM The impact of an improvement is limited by the fraction of time affected by the improvement. If you make MMX instructions run 10 times as fast, a program which doesn’t use MMX instructions will not run faster. ETnew = ETold affected/amount of improve + ETold unaffected ETnew = 0sec/10 + 100sec  ET new = 100sec Etnew = 50sec/10 + 50 sec  Etnew = 5+50 = 55

SPEC on Pentium III and Pentium 4 SSE2 info from John Seng - Jan 2003 --doubling the GHz doesn’t double the SPEC number --Bigger imporvement on P4 on FP SSE2 instruction set – stack registers to regular FP register set Had to recompile to use these instruction sets What do you notice?

Which of these things is not like the other? Mention Sesame Street B A D C Why?

Label the following 3 things: Epidermis Dermis Fat Cells

What are the top 3 places you most want to visit? What are the top 3 places you least want to visit?