SiC DRIE APPLICATIONS In Corial 210IL.

Slides:



Advertisements
Similar presentations
Conclusion : We have demonstrated excellent growth of SCD on the top and side surface of HPHT seeds. Our initial experiments show the feasibility of growing.
Advertisements

Cleanroom committee neeting Jan 2014 Vijayaraghavan.
Formation of pn junction in deep silicon pores September 2002 By Xavier Badel, Jan Linnros, Martin Janson, John Österman Department of Microelectronics.
C. Hibert, EPFL-CMICMI-Comlab revue, june 4th, 2002 Dry etching in MEMS fabrication by Cyrille Hibert in charge of etching activities in CMI clean room.
Silicon VLSI backplanes which shows cracking in the Al mirror Image provided by Dr Neil Collings.
Lampoly etch profiles Courtesy of Rishi Kant (Coral name: rik) Performed: 11/18/08 Wafer: Silicon substrate patterned with a thermal oxide hard mask (6000.
PLASMA ATOMIC LAYER ETCHING USING CONVENTIONAL PLASMA EQUIPMENT*
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #5.
Status and outlook of the Medipix3 TSV project
Silicon Etch Process Options for Micro- and Nanotechnology using Inductively Coupled Plasmas References [1] See
The Etch and Deposition Company
McGill Nanotools Microfabrication Processes
1 Moore’s Law – the Z dimension Sergey Savastiouk, Ph.D. April 12, 2001.
An Inductively Coupled Plasma Etcher
Corial 200ML COSMA Software with:  Edit menu for process recipe edition,  Adjust menu for process optimizing,  Maintenance menus for complete equipment.
Corial 200 COSMA Software with:  Edit menu for process recipe edition,  Adjust menu for process optimizing,  Maintenance menus for complete equipment.
MICRONOVA Centre for micro- and nanotechnology TKK Veli-Matti Airaksinen Some Aspects of Epitaxial Silicon (Based on my previous life at Okmetic.
Corial 200RL COSMA Software with:  Edit menu for process recipe edition,  Adjust menu for process optimizing,  Maintenance menus for complete equipment.
Top Down Manufacturing
MIT Lincoln Laboratory NU Status-1 JAB 11/20/2015 Advanced Photodiode Development 7 April, 2000 James A. Burns ll.mit.edu.
Top Down Method Etch Processes
Pran Mukherjee, Thomas H. Zurbuchen, L. Jay Guo, and Fred A. Herrero
Corial 300 COSMA Software with:  Edit menu for process recipe edition,  Adjust menu for process optimizing,  Maintenance menus for complete equipment.
SUMMARYSUMMARY  Ion bombardment control,  Thermal management,  No Defects (pits or pillars) formation,  Profile control  Plasma repeatability  Plasma.
Solar Cells need a top side conductor to collect the current generated They also need a conductive film on the backside.
Etching: Wet and Dry Physical or Chemical.
Corial 200RL COSMA Software with:  Edit menu for process recipe edition,  Adjust menu for process optimizing,  Maintenance menus for complete equipment.
Choice of Silicon Etch Processes for Opto- and Microelectronic Device Fabrication using Inductively Coupled Plasmas Colin Welch, Andrew Goodyear, Gary.
Etch Process Input and Output Parameters Process Modeling how to use input parameters to achieve desired output parameters Process Model Quality parameter1.
Thin Film Deposition. Types of Thin Films Used in Semiconductor Processing Thermal Oxides Dielectric Layers Epitaxial Layers Polycrystalline Silicon Metal.
(Chapters 29 & 30; good to refresh 20 & 21, too)
Chapter 5-1. Chemcal Etching.
Date of download: 6/9/2016 Copyright © 2016 SPIE. All rights reserved. Process flow chart of the trilevel resist system using the polysilazane on the spin-on.
Paolo Michelato, Workshop on High QE Photocathodes, INFN-Milano LASA, 4 – 6 October Photocathodes: Present status and future perspectives Paolo Michelato.
EE412 Deep Trench Spray Coating Final Presentation Karthik Vijayraghavan Mentor : Jason Parker 12/08/
Pulsed Laser Deposition and Quantum Efficency of Mg films University of Lecce L. Cultrera.
Solar Cells need a top side conductor to collect the current generated They also need a conductive film on the backside.
Equipment and technological processes for manufacturing GaAs MMICs PLASMA ETCHING ICP ETCHING TALK 6 1.
Equipment and technological processes for manufacturing GaAs MMICs LITHOGRAPHY ONE TALK 3 1.
Welcome to CRYSYS The leading supplier of high quality GaAs substrates
Process integration 2: double sided processing, design rules, measurements
Pt-Ox Test Results Wafer Processing and SEM by Kenneth Leedle
ALD Fiji for Conformality Test
Mask Design for Molds.
Report from CNM activities
Large capacity batch system for 24/7 production environment
ICP-RIE equipment for any chemistry
Corial 200R 11/17/2018 Simplicity, performance, and upgradability in a system designed for R&D environments RIE capabilities over a variety of materials.
Si DRIE APPLICATION In Corial 210IL.
Easy-to-use Reactive Ion Etching equipment
Software description cosma pulse
Diamond Substrates for High Power Density Electronics
Processing for optical communication devices
Quartz Liner Upgrade In 200 Series ICP tools.
Anisotropic RIE etching supported by a wide range of processes
DRIE APPLICATIONS In Corial 210IL.
PECVD equipment for wafer sizes up to 200 mm
Industry-leading uniformity for etching a variety of materials
SiC trench etch for MOSFET application
Simple-to-use, manually-loaded batch RIE system
Easy-to-use Reactive Ion Etching equipment
ALE APPLICATIONS In Corial 210IL.
SiC processing In Corial 200 series.
SiN processing for MEMS type probe card
Simple-to-use, manually-loaded batch RIE system
300 mm ICP-RIE equipment for high performances and low CoO
Recess etch for HEMT application
Nanocoating Plasma Systems, Inc.
PlasmaTherm DSE Qual - Nano Recipe
Mask Design for Molds.
Presentation transcript:

SiC DRIE APPLICATIONS In Corial 210IL

ICP-RIE equipment for deep etching applications Corial 210IL 1/17/2019 ICP-RIE equipment for deep etching applications Manually loaded ICP system with vacuum load-lock High power ICP source to deep etch SiC Smaller wafer pieces up to full 200 mm wafer Corial 210IL SiC DRIE Applications

performances SiC drie process on 3’’ wafers

Corial 210IL SiC DRIE Applications SiC wafers 1/17/2019 Prior to SiC etching for demonstration of Corial tool capabilities, process setup was done on wafer fragments: Fragment dimensions: quarters of 4’’ SiC wafer; Wafer thickness: 300 µm; GaN stack was grown on wafer frontside; 8…15 µm Ni mask was electrochemically grown on wafer backside (50 µm features separated by 500 µm). The following wafers were used for further SiC DRIE performance demonstration: Wafer supplier: CREE; Wafer diameter: 76.2 mm; Semi-insulating, 4H, epi-ready; Micropipe density < 5 cm-2; Wafers were grinded down to 100 µm thickness; AlGaN/GaN stack was grown by MBE on wafer frontside; 6..9 µm Ni mask was electrochemically grown on the Cr/Au seed layer on wafer backside (40 x 80 µm features separated by 100, 200 & 500 µm). Corial 210IL SiC DRIE Applications

Corial 210IL SiC DRIE Applications 100 µm DEEP ETCHING 1/17/2019 On 3’’ Wafer Fragments Wafers fragments were stuck by vacuum grease on a Quartz wafer carrier. Etch rate 1.26 µm/min, etching profile 82°, selectivity vs. Ni > 30:1, uniformity at the points spaced apart by 20 mm < 3%. 50 µm x 95 µm deep vias with zero micrompillars were demonstrated on the wafer fragments. No scallops were obtained on the sidewalls. Roughness on the top part of the vias comes from non vertical mask sidewalls. Corial 210IL SiC DRIE Applications

100 µm VIA-THROUGH ETCHING 1/17/2019 On Full 3’’ Wafers 1 2 3 4 5 6 7 8 9 Etch rate 1.12 µm/min, etching profile - vertical, selectivity vs. Ni > 40:1, uniform etching down to the underlayer was achieved in all the points (uniformity on the wafer level < 3%). 40 µm x 80 µm x 100 µm deep via-through etching of SiC with soft landing on AlGaN/GaN was achieved. No micropillars and etching defects were found on via bottoms. Vias feature smooth sidewalls. Corial 210IL SiC DRIE Applications

System description Corial 210IL

Corial 210IL SiC DRIE Applications Corial equipment 1/17/2019 Corial 210IL This machine can be operated in both RIE and ICP-RIE modes. For up to 200 mm substrates, Hot quartz liners for protection of ICP reactor walls from non-volatile contamination, High power (2 KW) ICP source producing uniform high density plasma, High power (1 KW) RF source to ensure high etch rates, Shuttles for efficient adaptation of the tool to different wafer sizes, and soft wafer clamping in ICP-RIE mode, Very high conductance pumping system Adixen ATH1600M, Helium pressure to ensure the thermal transfer between the cathode, the substrate holder and the substrates, Laser end point detector for measurement of the etching rate and determination of stop-etch point. Corial 210IL SiC DRIE Applications