Computer Organization

Slides:



Advertisements
Similar presentations
Minimization of Circuits
Advertisements

Prof. Sin-Min Lee Department of Computer Science
ECE 3110: Introduction to Digital Systems Simplifying Sum of Products using Karnaugh Maps.
ITEC 352 Lecture 4 Boolean logic / Karnaugh Maps.
Basics: Digital Logic. F(x,y) = x.y F(x,y) = x.y + x'.y'
ENGIN112 L8: Minimization with Karnaugh Maps September 19, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 8 Minimization with Karnaugh.
CS 151 Digital Systems Design Lecture 6 More Boolean Algebra A B.
Karnaugh Maps for Simplification
Computer Engineering (Logic Circuits) (Karnaugh Map)
CS 151 Digital Systems Design Lecture 8 Minimization with Karnaugh Maps.
EECC341 - Shaaban #1 Lec # 7 Winter Combinational Circuit Minimization Canonical sum and product logic expressions do not provide a circuit.
Simplifying Boolean Expressions Using K-Map Method
Computer Organization and Assembly Language: Chapter 7 The Karnaugh Maps September 30, 2013 By Engineer. Bilal Ahmad.
IKI a-Simplification of Boolean Functions Bobby Nazief Semester-I The materials on these slides are adopted from those in CS231’s Lecture.
Discrete Mathematics CS 2610 February 19, Logic Gates: the basic elements of circuits Electronic circuits consist of so-called gates connected.
F = ∑m(1,4,5,6,7) F = A’B’C+ (AB’C’+AB’C) + (ABC’+ABC) Use X’ + X = 1.
Chapter 10 (Part 2): Boolean Algebra  Logic Gates (10.3) (cont.)  Minimization of Circuits (10.4)
1 Digital Logic Design Week 5 Simplifying logic expressions.
ECE 3110: Introduction to Digital Systems Symplifying Products of sums using Karnaugh Maps.
Circuit Minimization. It is often uneconomical to realize a logic directly from the first logic expression that pops into your head. Canonical sum and.
Computer Engineering (Logic Circuits) (Karnaugh Map)
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
CS1Q Computer Systems Lecture 7
February 2, 2004CS 2311 Karnaugh maps Last time we saw applications of Boolean logic to circuit design. – The basic Boolean operations are AND, OR and.
Karnaugh Maps (K-Maps)
ENGIN112 L6: More Boolean Algebra September 15, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 6 More Boolean Algebra A B.
ece Parity Used to check for errors Can be either ODD or EVEN Left most bit used as the indicator For EVEN, insert a 0 or a 1 so as to make the.
CS231 Boolean Algebra1 Summary so far So far: – A bunch of Boolean algebra trickery for simplifying expressions and circuits – The algebra guarantees us.
Minimization Karnaugh Maps
June 12, 2002© Howard Huang1 Karnaugh maps Last time we saw applications of Boolean logic to circuit design. – The basic Boolean operations are.
ECE DIGITAL LOGIC LECTURE 8: BOOLEAN FUNCTIONS Assistant Prof. Fareena Saqib Florida Institute of Technology Spring 2016, 02/11/2016.
Lecture 5 More Boolean Algebra A B. Overview °Expressing Boolean functions °Relationships between algebraic equations, symbols, and truth tables °Simplification.
CS231 Boolean Algebra1 Circuit analysis summary After finding the circuit inputs and outputs, you can come up with either an expression or a truth table.
Mu.com.lec 9. Overview Gates, latches, memories and other logic components are used to design computer systems and their subsystems Good understanding.
CE1110: Digital Logic Design Gate Level Minimization Karnaugh Maps (K-Maps)
Assembly Lab1 - Review.
CHAPTER 3 Simplification of Boolean Functions
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
Computer Organisation
Prof. Sin-Min Lee Department of Computer Science
3-7 Other Two-level Implementations
ECE/CS 352 Digital Systems Fundamentals
Boolean Algebra and Combinational Logic
Circuit analysis summary
ECE 2110: Introduction to Digital Systems
Lecture 3 Gunjeet Kaur Dronacharya Group of Institutions
Karnaugh Maps.
Digital Logic and Design
17-Nov-18 Logic Algebra 1 Combinational logic.
Lecture 4 Sums of Product Circuits Simplification
Optimized Implementation of Logic Function
SYEN 3330 Digital Systems Chapter 2 – Part 4 SYEN 3330 Digital Systems.
ECE 331 – Digital System Design
ECE 331 – Digital System Design
Functions Computers take inputs and produce outputs, just like functions in math! Mathematical functions can be expressed in two ways: We can represent.
ECE 331 – Digital System Design
MINTERMS and MAXTERMS Week 3
COE 202: Digital Logic Design Combinational Logic Part 3
From now on: Combinatorial Circuits:
Overview Part 2 – Circuit Optimization
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
Karnaugh Maps (K maps).
Karnaugh maps Last time we saw applications of Boolean logic to circuit design. The basic Boolean operations are AND, OR and NOT. These operations can.
Analysis of Logic Circuits Example 1
Analysis of Logic Circuits Example 1
Karnaugh Maps (K-Maps)
Chapter 11 (Part 2): Boolean Algebra
Circuit Simplification and
Presentation transcript:

Computer Organization CSC 405 K-Maps and Circuit Minimization

Note: For those of you who are unfamiliar with the conversions between SOP, POS, minterms and maxterms please work the following exercises as practice. If you have any questions please feel free to ask in class or contact me directly. Sum-of-Products Product-of-Sums minterms Maxterms ABC+AB’C+A’B’C’ (P+Q’+R)(P’+Q+R’) f(x,y,z)=m(0,1,3,4,6) g(a,b,c,d)=M(0,11,15) For each row, use the representation of the Boolean expression given to derive the other representations. Some representations will be too large to fit conveniently in the table.

Karnaugh Maps (K-Maps) We will use a K-map to simplify the follwing expression. F(x,y,z) = xy’z’ + x’y’z + xz’ + y’z + x’ First we note that there are three variables in the expression F( ), therefore our K-map will have 23=8 cells. Next we decide where each variable will be represented. yz x

F(x,y,z) = xy’z’ + x’y’z + xz’ + y’z + x’ Now we arrange the literal values for x,y and z so that binary vectors that are next to each other differ by only one bit. In other words we make sure that logically adjacent vectors are also physically adjacent. x yz 1 00 01 11 10 Now we place ones (true values) into the K-map to show which binary vectors satisfiy the expression F( ). F(x,y,z) = xy’z’ + x’y’z + xz’ + y’z + x’ 1 x yz 00 01 11 10 100 001 1-0 100 110 -01 001 101 0-- 000 001 010 011

Now we find the smallest number of the largest rectangular patterns of 1’s whose sizes are integer powers of two. (Weird) That is the length of a selected rectangle of ones must be of length 1,2,4,. . .,2n. Of course in this case 4 is the limit. We must choose a set of these rectangles such that every 1 is in at least one of the rectangles. Here are a few candidates. 1 x yz 00 01 11 10 1 x yz 00 01 11 10 In each case we have contained all the 1’s in three rectangles of the required dimensions. The middle case is better because it uses larger patterns. Finally we convert these pattern back into terms in the simplified expression for F( ). 1 x yz 00 01 11 10 F(x,y,z) = x’ + y’ + z’

Homework: Test your understanding of K-Map circuit simplification by reducing the following expressions to their minimal forms (minimum number of gates). 1. F(x,y,z) = m(1,3,5,7) 2. G(x,y,z) = m(0,1,2,3) 3. H(p,q,r,s) = m(0,2,5,7,8,10,13,15) 4. J(w,x,y,z) = M(5,7,13,15)