MTE 202, Summer 2016 Digital Circuits Dr.-Ing. Saleh Hussin

Slides:



Advertisements
Similar presentations
Synchronous Counters with SSI Gates
Advertisements

State-machine structure (Mealy)
EE 5900 Advanced Algorithms for Robust VLSI CAD, Spring 2009 Sequential Circuits.
A. Abhari CPS2131 Sequential Circuits Most digital systems like digital watches, digital phones, digital computers, digital traffic light controllers and.
Princess Sumaya University
CPEN Digital System Design Chapter 5 Sequential Circuits Storage Elements and Sequential Circuit Analysis C. Gerousis © Logic and Computer Design.
CS 151 Digital Systems Design Lecture 21 Analyzing Sequential Circuits.
1 Lecture 23 More Sequential Circuits Analysis. 2 Analysis of Combinational Vs. Sequential Circuits °Combinational : Boolean Equations Truth Table Output.
Sequential Logic Design with Flip-flops
Registers.1. Register  Consists of N Flip-Flops  Stores N bits  Common clock used for all Flip-Flops Shift Register  A register that provides the.
EE 4271 VLSI Design, Fall 2010 Sequential Circuits.
Sequential Circuit Analysis. 2 Synchronous vs. Asynch. Synchronous sequential circuit:  The behavior can be defined from knowledge of its signal at discrete.
ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)
ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)
State Machine Design State Machine Design Digital Electronics
1 Chapter 5 Synchronous Sequential Logic 5-1 Sequential Circuits Every digital system is likely to have combinational circuits, most systems encountered.
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T =
(Sequential Logic Circuit)
Chap 4. Sequential Circuits
Sequential Circuit Design. Outline  Flip-flop Excitation Tables  Sequential Circuit Design  Design: Example #1  Design: Example #2  Design: Example.
1 Lecture 22 Sequential Circuits Analysis. 2 Combinational vs. Sequential  Combinational Logic Circuit  Output is a function only of the present inputs.
Synchronous Counters Synchronous digital counters have a common clock which results in all the flip-flops being triggered simultaneously. Consequently,
Boolean Algebra and Logic Gates 1 Computer Engineering (Logic Circuits) Lec. # 10 (Sequential Logic Circuit) Dr. Tamer Samy Gaafar Dept. of Computer &
Sequential Circuit: Analysis BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.
Princess Sumaya University
C HAPTER F IVE S YNCHRONOUS S EQUENTIAL L OGIC 1.
Learning to Design Counters
ENG241 Digital Design Week #7 Sequential Circuits (Part B)
State Machine Design State Machine Design Digital Electronics
Synchronous Counters, ripple counter & other counters Lecture 2
Lecture #17: Clocked Synchronous State-Machine Analysis
Synchronous Sequential Logic
2018/5/2 EE 4271 VLSI Design, Fall 2016 Sequential Circuits.
Week #7 Sequential Circuits (Part B)
ANALYSIS OF SEQUENTIAL CIRCUITS
Adapted by Dr. Adel Ammar
FIGURE 5.1 Block diagram of sequential circuit
Sequential Circuit: Counter
DESIGN OF SEQUENTIAL CIRCUITS
Digital Design Lecture 9
2018/8/29 EE 4271 VLSI Design, Fall 2013 Sequential Circuits.
CSCE 211: Digital Logic Design
Sequential Circuits Most digital systems like digital watches, digital phones, digital computers, digital traffic light controllers and so on require.
ECE 301 – Digital Electronics
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T.
CSCE 211: Digital Logic Design
FINITE STATE MACHINES (FSMs)
Princess Sumaya University
CENG 241 Digital Design 1 Lecture 11
CSCE 211: Digital Logic Design
Asynchronous Counters with SSI Gates
CSCE 211: Digital Logic Design
Asynchronous Counter with MSI Gates
Chapter 5 Synchronous Sequential Logic 5-1 Sequential Circuits
Analysis of Synchronous Sequential Circuits
Digital Logic & Design Dr. Waseem Ikram Lecture No. 31.
INTRODUCTION TO LOGIC DESIGN Chapter 5 Synchronous Sequential Logic
EE2174: Digital Logic and Lab
Analysis of Synchronous Sequential Circuits
State Machine Design State Machine Design Digital Electronics
DESIGN OF SEQUENTIAL CIRCUITS
A B x y A+ B+ z 1 Q X Y Q(t+1) S 1.
Sequential Circuits UNIT- IV
CSCE 211: Digital Logic Design
Counter Design M R Khandker.
Counters.
A B x y A+ B+ z 1 Q X Y Q(t+1) S 1.
State Machine Design State Machine Design Digital Electronics
2019/9/26 EE 4271 VLSI Design, Fall 2012 Sequential Circuits.
COE 202: Digital Logic Design Sequential Circuits Part 3
Presentation transcript:

MTE 202, Summer 2016 Digital Circuits Dr.-Ing. Saleh Hussin Lecture 7 MTE 202, Summer 2016 Digital Circuits Dr.-Ing. Saleh Hussin Lecture 9: Flip-Flop Applications (Counters) 2016-04-18 Dr.-Ing. Saleh Hussin -Digital Circuits-2016

Flip-Flop Characteristic Tables Lecture 9 D Q D Q(t+1) 1 Reset Set J K Q(t+1) Q(t) 1 Q’(t) J Q K No change Reset Set Toggle T Q T Q(t+1) Q(t) 1 Q’(t) No change Toggle 2016-04-18 Dr.-Ing. Saleh Hussin -Digital Circuits-2016

Dr.-Ing. Saleh Hussin -Digital Circuits-2016 Ripple Counters Lecture 11 Ripple ↔ Asynchronous Using T Flip-Flop T Q CLR Q3 Q2 Q1 Q0 CLK 1 CLK Q0 Q1 Q2 2016-04-18 Q3 Dr.-Ing. Saleh Hussin -Digital Circuits-2016

Dr.-Ing. Saleh Hussin -Digital Circuits-2016 Ripple Counters Lecture 11 Using D Flip-Flop Q3 Q2 Q1 Q0 D Q D Q D Q D Q CLK CLK Q0 Q1 Q2 Q3 2016-04-18 1 2 Dr.-Ing. Saleh Hussin -Digital Circuits-2016 3 4 5 6 7 8 9

Analysis of Clocked Sequential Circuits Lecture 9 Analysis of Clocked Sequential Circuits Determine number of flip flops Determine number of Inputs Determine the input equation for the F.F. State (transition) Equation Draw a Transition Table. Draw State Transition Diagram (STD). 2016-04-18 Dr.-Ing. Saleh Hussin -Digital Circuits-2016

Analysis of Clocked Sequential Circuits Lecture 9 Analysis of Clocked Sequential Circuits State Equations: The behavior of a clocked sequential circuit can be described algebraically by means of state equations. A state equation specifies the next state as a function of the present state and inputs. 2016-04-18 Dr.-Ing. Saleh Hussin -Digital Circuits-2016

Analysis of Clocked Sequential Circuits Lecture 9 Analysis of Clocked Sequential Circuits Present State Input Next State Output State Table: The time sequence of inputs, outputs, and flip-flop states can be enumerated in a state table (sometimes called a transition table ). The state table consists of four sections labeled present state, input, next state, and output . The present-state section shows the states of flip-flops at any given time t . The input section gives a value of input for each possible present state. The next-state section shows the states of the flip-flops one clock cycle later, at time t + 1. The output section gives the value of output at time t for each present state and input condition. 2016-04-18 Dr.-Ing. Saleh Hussin -Digital Circuits-2016

State Transition Diagram (STD) Digital Electronics Lesson 3.4 State Machine Design State Transition Diagram (STD) State Machine Design Transition Arc (For Input X=0) S0 Qa Qb X /Y X/Y Input Variable (X)/ Output Variable (Y) State (S0) State “Bubble” Transition Arc (For Input X=1) Present State Variables (Qa & Qb) 2016-04-18 Dr.-Ing. Saleh Hussin -Digital Circuits-2016 Project Lead The Way, Inc. Copyright 2009

State Transition Diagram A state graph shows the sequence of states that the state machine will transition to on each clock transition. Each state “bubble” is labeled (S0, S1, S2). Each transition arc is labeled with the value(s) of the input variable(s) that make the transition occur and also is shown the outputs. The state variable are the present state of the flip-flops. Each state is assigned state variables. The number of state variables is determined by the number of states according the following function: States <= 2( state variables) There will be the occasion when a design has unused states. For example, if your design requires 6 states, you will need 3 state variables (6 <= 23). Thus, there will be a total of eight states (23 = 8), and only six will be used. 2016-04-18 Dr.-Ing. Saleh Hussin -Digital Circuits-2016

Analysis of Clocked Sequential Circuits Lecture 9 Analysis of Clocked Sequential Circuits Example 1: 2016-04-18 Dr.-Ing. Saleh Hussin -Digital Circuits-2016

Analysis of Clocked Sequential Circuits Lecture 9 Analysis of Clocked Sequential Circuits The State State = Values of all Flip-Flops Example A B = 0 0 A B = 0 1 A B = 1 0 A B = 1 1 2016-04-18 Dr.-Ing. Saleh Hussin -Digital Circuits-2016

Analysis of Clocked Sequential Circuits Lecture 9 Analysis of Clocked Sequential Circuits 1- State Equations A(t+1) = DA = A(t) x(t)+B(t) x(t) = A x + B x B(t+1) = DB = A’(t) x(t) = A’ x y(t) = [A(t)+ B(t)] x’(t) = (A + B) x’ 2016-04-18 Dr.-Ing. Saleh Hussin -Digital Circuits-2016

Analysis of Clocked Sequential Circuits Lecture 9 Analysis of Clocked Sequential Circuits 2- State Table (Transition Table) Present State Input Next State Output A B x y 1 0 0 0 0 1 0 0 0 1 1 1 0 1 0 0 A(t+1) = A x + B x B(t+1) = A’ x y(t) = (A + B) x’ t t 2016-04-18 t+1 Dr.-Ing. Saleh Hussin -Digital Circuits-2016

Analysis of Clocked Sequential Circuits Lecture 9 Analysis of Clocked Sequential Circuits 2- State Table (Transition Table) Simplified Present State Next State Output x = 0 x = 1 A B y 1 A(t+1) = A x + B x B(t+1) = A’ x y(t) = (A + B) x’ t t+1 t 2016-04-18 Dr.-Ing. Saleh Hussin -Digital Circuits-2016

Analysis of Clocked Sequential Circuits Lecture 9 Analysis of Clocked Sequential Circuits 3- State Diagram Present State Next State Output x = 0 x = 1 A B y 1 AB input/output 0/0 1/0 0/1 0 0 1 0 0/1 1/0 0/1 1/0 0 1 1 1 1/0 2016-04-18 Dr.-Ing. Saleh Hussin -Digital Circuits-2016 15 / 60

Dr.-Ing. Saleh Hussin -Digital Circuits-2016 Synchronous Counters Lecture 11 Counter: a sequential circuit that cycles through a sequence of states. Binary counter: follows the binary sequence. An n-bit binary counter (with n flip-flops) counts from 0 to 2n-1. Example 2: Design a 3-bit binary counter using T flip-flops. 001 000 111 010 011 100 110 101 2016-04-18 Dr.-Ing. Saleh Hussin -Digital Circuits-2016

Dr.-Ing. Saleh Hussin -Digital Circuits-2016 Synchronous Counters Lecture 11 Example 2: A 3-bit binary counter (using T flip-flops). TA2 = A1.A0 TA1 = A0 TA0 = 1 1 A2 CLK T Q A1 A0 2016-04-18 Dr.-Ing. Saleh Hussin -Digital Circuits-2016

Dr.-Ing. Saleh Hussin -Digital Circuits-2016 Synchronous Counters Lecture 11 Example 3: Design a counter with non-binary sequence using JK flip-flop 000  001  010  100  101  110 and back to 000 001 000 010 100 110 101 2016-04-18 Dr.-Ing. Saleh Hussin -Digital Circuits-2016

Dr.-Ing. Saleh Hussin -Digital Circuits-2016 Synchronous Counters Lecture 11 Example 3: Counter with non-binary sequence: JA = B JB = C JC = B' KA = B KB = 1 KC = 1 CP A 1 J Q Q' K B C 2016-04-18 Dr.-Ing. Saleh Hussin -Digital Circuits-2016