LHCb Electronics Brainstorm

Slides:



Advertisements
Similar presentations
Muon Electronic Upgrade Data Format. 32 bits nODE Architecture: remarks Six 32 input channels nSYNC for each nODE Three nSYNC per GBT LLT implemented.
Advertisements

E-link IP for FE ASICs VFAT3/GdSP ASIC design meeting 19/07/2011.
TDC in ACTEL FPGA Tom Sluijk Wilco Vink Albert Zwart Fabian Jansen.
LHCb Upgrade Overview ALICE, ATLAS, CMS & LHCb joint workshop on DAQ Château de Bossey 13 March 2013 Beat Jost / Cern.
RICH Data Flow Jianchun Wang. 2 HPD Readout Electronics 944 HPDs 163 channels / HPD 1 FE Hybrid / HPD ~160 FEMs 6 FE Hybrids / FEM 1-13 Cables / FEM 20.
1 Tell10 Guido Haefeli, Lausanne Electronics upgrade meeting 10.February 2011.
TRBnet for the CBM MVD-Prototype Borislav Milanović In cooperation with: J. Michel, M. Deveaux, S. Seddiki, M. Traxler, S. Youcef, C. Schrader, I. Fröhlich,
Status of Readout Board Firmware Guillaume Vouters On behalf of the MiniDAQ developers 11 December 2014 LHCb Upgrade Electronics.
April 21st 2010Jacques Lefrancois1 UPGRADE NEWS Scope of upgrade presented by Andrei in upgrade meeting April 16th Role of trigger presented by Hans in.
LHCb-week June 2005 OT 1 Dirk Wiedner 1 MHz Readout and Zero Suppression for the Outer Tracker Dirk Wiedner, Physikalisches Institut der Universität Heidelberg.
TELL1 The DAQ interface board for LHCb experiment Gong guanghua, Gong hui, Hou lei DEP, Tsinghua Univ. Guido Haefeli EPFL, Lausanne Real Time ,
Muon Electronics Upgrade Present architecture Remarks Present scenario Alternative scenario 1 The Muon Group.
1 VeLo L1 Read Out Guido Haefeli VeLo Comprehensive Review 27/28 January 2003.
LHCb front-end electronics and its interface to the DAQ.
LHCb DAQ system LHCb SFC review Nov. 26 th 2004 Niko Neufeld, CERN.
Guido Haefeli CHIPP Workshop on Detector R&D Geneva, June 2008 R&D at LPHE/EPFL: SiPM and DAQ electronics.
Online View and Planning LHCb Trigger Panel Beat Jost Cern / EP.
NSYNC and Data Format S. Cadeddu – INFN Cagliari P. Ciambrone – INFN LNF.
A Super-TFC for a Super-LHCb (II) 1. S-TFC on xTCA – Mapping TFC on Marseille hardware 2. ECS+TFC relay in FE Interface 3. Protocol and commands for FE/BE.
CHEF 2013 – 22-25th April 2013 – Paris LHCb Calorimeter Upgrade Electronics E. Picatoste (Universitat de Barcelona) On behalf of the LHCb group.
Queuing Delay 1. Access Delay Some protocols require a sender to “gain access” to the channel –The channel is shared and some time is used trying to determine.
Future experiment specific needs for LHCb OpenFabrics/Infiniband Workshop at CERN Monday June 26 Sai Suman Cherukuwada Sai Suman Cherukuwada and Niko Neufeld.
1 Level 1 Pre Processor and Interface L1PPI Guido Haefeli L1 Review 14. June 2002.
DAQ interface + implications for the electronics Niko Neufeld LHCb Electronics Upgrade June 10 th, 2010.
Ken Wyllie, CERN LHCb power supplies, 19th May Does each sub-detector have enough power supplies for the upgrade???? If not, do they need: More.
CERN F. Alessio & R. Jacobsson CERN LHCb Electronics Upgrade Meeting, April 15, LHCb Upgrade Front End  Back End Readout Architecture Proposal.
Ken Wyllie, CERN Tracker ASIC, 5th July Overview of LHCb Upgrade Electronics Thanks for the invitation to Krakow!
AMC40 firmware Data format discussions 17/10/2013Guillaume Vouters1.
Introduction to DAQ Architecture Niko Neufeld CERN / IPHE Lausanne.
ROM. ROM functionalities. ROM boards has to provide data format conversion. – Event fragments, from the FE electronics, enter the ROM as serial data stream;
1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.
Technological advances for the LHCb upgrade Marina Artuso Syracuse University.
August 24, 2011IDAP Kick-off meeting - TileCal ATLAS TileCal Upgrade LHC and ATLAS current status LHC designed for cm -2 s 7+7 TeV Limited to.
The LHCb Calorimeter Triggers LAL Orsay and INFN Bologna.
Technology and R&D Summary and next steps Burkhard Schmidt.
2 Dec 1998F Harris LHCb Trigger Meeting L0 Trigger - ‘Real Estate’ Considerations Current thinking for the size and location of L0 trigger electronics,
LHCb Outer Tracker Upgrade Actel FPGA based Architecture 117 januari 2013 Outline ◦ Front end box Architecture ◦ Actel TDC ◦ Data GBT interface ◦ Data.
Grzegorz Kasprowicz1 Level 1 trigger sorter implemented in hardware.
LHCb Outer Tracker Electronics 40MHz Upgrade
Modeling event building architecture for the triggerless data acquisition system for PANDA experiment at the HESR facility at FAIR/GSI Krzysztof Korcyl.
Work on Muon System TDR - in progress Word -> Latex ?
M. Bellato INFN Padova and U. Marconi INFN Bologna
The LHCb Upgrade LHCb now Upgrade motivation New trigger and DAQ
Present System Back-end Front End PMT ROS Optical links ADC Pipeline
Electronics Trigger and DAQ CERN meeting summary.
ETD summary D. Breton, S.Luitz, U.Marconi
Modelisation of SuperB Front-End Electronics
Update on ‘Real estate’ for Level-0
Enrico Gamberini, Giovanna Lehmann Miotto, Roland Sipos
ETD/Online Report D. Breton, U. Marconi, S. Luitz
TELL1 A common data acquisition board for LHCb
Electronics, Trigger and DAQ for SuperB
RT2003, Montreal Niko Neufeld, CERN-EP & Univ. de Lausanne
L0 processor for NA62 Marian Krivda 1) , Cristina Lazzeroni 1) , Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava,
Rich Occupancies and Bandwidth in Minimal Upgrade Layout
Vertex 2005 November 7-11, 2005 Chuzenji Lake, Nikko, Japan
Towards the final TFC architecture
The LHCb Event Building Strategy
VELO readout On detector electronics Off detector electronics to DAQ
Dominique Breton, Jihane Maalmi
Example of DAQ Trigger issues for the SoLID experiment
John Harvey CERN EP/LBC July 24, 2001
LHCb Trigger, Online and related Electronics
Throttling: Infrastructure, Dead Time, Monitoring
LHCb Trigger LHCb Trigger Outlook:
The LHCb Front-end Electronics System Status and Future Development
Use Of GAUDI framework in Online Environment
Data Concentrator Card and Test System for the CMS ECAL Readout
TELL1 A common data acquisition board for LHCb
U. Marconi, D. Breton, S. Luitz
Presentation transcript:

LHCb Electronics Brainstorm Ken Wyllie 24th February 2009

Summary of ROUGH link estimate from sub-dets Non zero-supp NZS Zero supp ZS Subdet # GBT @ 3.2 Gbit/s Velo 8652 1176 ST 31200 1200 OT 6500 3500 RICH 6292 1736 Calo 1920 750 Muon - Total 54,564 8,362 Assuming “300 CHF per link” Cost CHF 16.5 MCHF 2.5 MCHF Rough estimate for optical links in existing LHCb = 1.1 MCHF Ken Wyllie 24th February 2009

Architecture with ZS HLT++ HLT++ Ken Wyllie 24th February 2009 Trigger superviser hardware trigger Data HLT++ Trigger superviser hardware trigger Data HLT++ Ken Wyllie 24th February 2009

Triggering = BX correspondence Buffering with ZS Triggering = BX correspondence FE derandomising buffer Absorb statistical fluctuations in data Needs careful monitoring Needs careful simulation BE input buffer Length = trigger latency + margin for derandomiser BE output buffer Depends on output protocol eg MEP factor? BE trigger buffer Small, re-ordering? Ken Wyllie 24th February 2009

Data Structure from front-end Define maximum lag between Bx and transmission time. if exceeded, start truncating Ken Wyllie 24th February 2009

Modularity – something to think about . . . . Example: Ken Wyllie 24th February 2009

Thoughts & Discussion Clear cost saving in links by zero-suppressing in the front-ends ----------------------------------------------------------------------------------- Need to implement front-end buffers after ZS - carefully monitor event size and time lag Event-sizes & statistical fluctuations have to be well understood Additional bandwidth overhead with ZS on front-end - transmit BX (12 bits?) - transmit buffer status Programmable devices would be very useful ! ! ! Interaction trigger/throttle decisions based on BX-ID tags TELL40: buffer management + DAQ formatting Existing Muon system is non-ZS: plan was to use this system Front-end Back-end Ken Wyllie 24th February 2009