The Uniboard  FPGA Processing for Astronomy

Slides:



Advertisements
Similar presentations
SCARIe: Realtime software correlation Nico Kruithof, Damien Marchal.
Advertisements

Digital FX Correlator Nimish Sane Center for Solar-Terrestrial Research New Jersey Institute of Technology, Newark, NJ EOVSA Technical Design Meeting.
Digital Correlator Design Using Vertex-2 FPGAs
Distributed Arithmetic
Maciej Gołaszewski Tutor: Tadeusz Sondej, PhD Design and implementation of softcore dual processor system on single chip FPGA Design and implementation.
The CVN Real Time Correlator Zhang Xiuzhong, Chen Zhong Shanghai Astronomical Observatory China 4th e-VLBI Workshop Sydney
DATA TRANSMISSION SYSTEM MIKE REVNELL. OUTLINE Top level specifications Basic architecture Fiber plant DTS module Digitizers Formatter Deformatter Transition.
PELICAN Imaging Framework Imaging on short timescales leads to very large correlator output data rates. In order to cope with these rates and produce updated.
Signal Processing for Aperture Arrays. AAVS1 256 antenna elements distributed over –4 stations –64 elements each.
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
Atacama Large Millimeter/submillimeter Array Expanded Very Large Array Robert C. Byrd Green Bank Telescope Very Long Baseline Array Digital Signal Processing.
Only Sky is a limit, So lets the real job start S. Pogrebenko, , &
© 2010 Altera Corporation—Public DSP Innovations in 28-nm FPGAs Danny Biran Senior VP of Marketing.
- 1 - A Powerful Dual-mode IP core for a/b Wireless LANs.
Backend electronics for radioastronomy G. Comoretto.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
FPGA-based Dedispersion for Fast Transient Search John Dickey 23 Nov 2005 Orange, NSW.
High Performance Computing Processors Felix Noble Mirayma V. Rodriguez Agnes Velez Electric and Computer Engineer Department August 25, 2004.
NTD/xNTD Signal Processing Presented by: John Bunton Signal Processing team: Joseph Pathikulangara, Jayasri Joseph, Ludi de Souza and John Bunton Plus.
XNTD/SKAMP/LFD Correlator 4th RadioNet Engineering Forum Workshop Next Generation Correlators for Radio Astronomy and Geodesy June 2006, Groningen,
Correlator Growth Path EVLA Advisory Committee Meeting, March 19-20, 2009 Michael P. Rupen Project Scientist for WIDAR.
R&D for First Level Farm Hardware Processors Joachim Gläß Computer Engineering, University of Mannheim Contents –Overview of Processing Architecture –Requirements.
APSR: digital signal processing at Parkes Willem van Straten, Andrew Jameson and Matthew Bailes Centre for Astrophysics & Supercomputing Third ATNF Gravitational.
© ASTRON On the Fly LOFAR Station Correlator André W. Gunst.
Slide ‹Nr.› l © 2015 CommAgility & N.A.T. GmbH l All trademarks and logos are property of their respective holders CommAgility and N.A.T. CERN/HPC workshop.
Brent CarlsonEVLA System PDR (Correlator V2) December 4-5, Correlator.
AAVS processing: Uniboard implementation. UNIBOARD Jive led FP7 project UniBoard, high integration density >> processing / m3
Short introduction Pulsar Parkes. Outline PDFB – Single beam pulsar timing system CASPER – Single beam pulsar coherent dedispersion system.
A real-time software backend for the GMRT : towards hybrid backends CASPER meeting Capetown 30th September 2009 Collaborators : Jayanta Roy (NCRA) Yashwant.
Philippe Picard 2 nd SKADS Workshop October 2007 Station Processing Philippe Picard Observatoire de Paris Meudon, 11th October 2007.
ATCA GPU Correlator Strawman Design ASTRONOMY AND SPACE SCIENCE Chris Phillips | LBA Lead Scientist 17 November 2015.
1 Conduant Mark5C VLBI Recording System 7 th US VLBI Technical Coordination Meeting Manufacturers of StreamStor ® real-time recording products
Netherlands Institute for Radio Astronomy 1 CSP SKA-low correlator meeting, Dwingeloo, 24 – 27 November 2014 RadioNET3 WP8 RadioHDL: FPGA Firmware Development.
Guy Kenfack Bordeaux, October 2010 ADC & Uniboard in Nancay 1 ADC & Uniboard in Nançay - Part1 : Nancay ADC chip : 3GS/s Flash ADC in Bipolar.
UniBoard Progress Meeting, December 2009 Jonathan Hargreaves, JIVE EVN Correlator Design UniBoard Progress Meeting, December 2009 Contract no
UniBoard Meeting, October 12-13th 2010 Jonathan Hargreaves, JIVE EVN Correlator Design UniBoard Meeting, October th 2010 Contract no
The UniBoard a RadioNet FP7 Joint Research Activity Arpad Szomoru, JIVE.
Netherlands Institute for Radio Astronomy 1 APERTIF beamformer and correlator requirements Laurens Bakker.
VGOS GPU Based Software Correlator Design Igor Surkis, Voytsekh Ken, Vladimir Mishin, Nadezhda Mishina, Yana Kurdubova, Violet Shantyr, Vladimir Zimovsky.
SAGE meeting Socorro, May 22-23, 2007 WIDAR Correlator Overview Michael P. Rupen Project Scientist for WIDAR & Software.
FP6 and research infrastructures Main instruments Integrated infrastructure initiative (I3), several M€/year, 4-5 years communication network development,
Netherlands Institute for Radio Astronomy 1 Bits & Chips - Smart Systems, November 20th 2014 DSP & UniBoard Astron Hajee Pepping.
FP7 Uniboard project Digital Receiver G. Comoretto, A. Russo, G. Tuccari, A Baudry, P. Camino, B. Quertier Dwingeloo, February 27, 2009.
Netherlands Institute for Radio Astronomy 1 ASTRON is part of the Netherlands Organisation for Scientific Research (NWO) Board Design Gijs Schoonderbeek.
JIVE UniBoard Correlator External Review
RFI Protection Activities in IAA RAS
Technical Operations and R&D at JIVE
Software Defined Radio
Korea Astronomy and Space Science Institute
Altera Stratix II FPGA Architecture
EXPReS, NEXPReS, UniBoard
RadioNet FP7 Joint Research Activity
The UniBoard Generic Hardware for Radio Astronomy Signal Processing
The UniBoard A RadioNet FP7 Joint Research Activity, 9 partners
Signal Processing for Aperture Arrays
LFD Correlator MWA-LFD Kick-off Meeting San Diego 5-June-2006
LATOME LAPP Nicolas Dumont Dayot on behalf of the LAPP team
The Development of Broadband VLBI Technologies in SHAO
JIVE UniBoard Correlator (JUC) Firmware
UniBoard2 applied in the Square Kilometer Array
Pulsar Timing with ASKAP Simon Johnston ATNF, CSIRO
The performance requirements for DSP applications continue to grow and the traditional solutions do not adequately address this new challenge Paradigm.
SCARIe: eVLBI Software Correlation Over Dynamic Lambda Grids
UNIBOARD : VLBI APPLICATION CHARACTERIZATION
The e-EVN Arpad Szomoru, JIVE.
Realizing an universal digital processing platform
Correlator Growth Path
EVLA Advisory Panel Mtg. System Overview
DBBC Stutus Report November 2007
SKAMP Square Kilometre Array Molonglo Prototype
Presentation transcript:

The Uniboard  FPGA Processing for Astronomy Harro Verkouter/Joint Institute for VLBI in Europe

Joint Institute for VLBI in Europe MarkIV Correlator inaugurated 1998 In realtime: 16 stations 256MHz/station (1Gbit/s/station) 16 spectral points/subband resolution 0.25s shortest integration time ASIC based 1024 correlator chips running at 32MHz Problems 1993 state-of-the-art hardware EVN growing to > 16 stations new receivers yield > 1Gbps/station

EVN 2015 sciencegoals Correlator 100-fold more powerfull Multiple data streams of 10 - 100 Gbps at least 2GHz BW/station Definitely more than 16 stations (32?) 10ms shortest integration time Correlator 100-fold more powerfull software correlators exist, best performance estimate: 128 dual quad-core nodes for realtime 16 stations @ 1Gbps does give 8x higher spectral resolution sweet spot for performance/watt/developmentcost = FPGA conclusion of “Next generation correlators” workshop, Groningen (NL) 2006

The Uniboard Built according to Pogrebenko* meltdown criterion: “Put as many state-of-the-art FPGAs and high speed links on one board as possible.” Attempt to yield: as much processing power per board as possible as much I/O connectivity as possible * Sergei Pogrebenko - digital engineer at JIVE

The Uniboard 4x 10 Gbps 4x 8 bit LVDS Backplane side Front panel side 4x10Gbps ethernet, 4GB DDR3, InterFPGA = 20Gbps

Features 8 Altera Stratix IV FPGA, 40nm technology 800+ k Logical Elements 1200 18x18 multipliers goal is to run the board at 400MHz => 3 TMAC/s Xilinx also has comparable 40nm FPGA not at affordable cost not in foreseeable future old correlator does ~ 100TMAC/s but is XF architecture (requires 10x as much MAC) need 4 UniBoards to equal EVN MkIV correlator Stratix type: EP4SGX230KF40 TMAC = Tera Multiply-Accumulate EVN MkIV = 32MHz * 1k chips * 0.5k lags * 6MAC/lag = 100TMAC UniBoard = 8 chips * 1k MAC * 400MHz = 3.2 TMAC

Powerconsumption estimates Power each Number Total FPGA 20 W 8 160 W Interfaces (10GbE) 2 W 16 32 W Memory (DDR3) 2.5 W 40 W Power supply loss 20% 1 46 W Total power 280 W Stratix type: EP4SGX230KF40 TMAC = Tera Multiply-Accumulate MarkIV correlator ~10kW

EVN Correlator Telescope Correlator Telescope Correlator Based on independence of subbands Telescope Correlator UniBoard Sample filter receiver splitter Telescope Correlator UniBoard buffer/ FFT X-Corr UniBoard buffer/ FFT X-Corr Stratix type: EP4SGX230KF40 TMAC = Tera Multiply-Accumulate UniBoard buffer/ FFT X-Corr

Other projects using UniBoard APERTIF - for focalplane-array equipped WSRT beamformer correlate everything with everything Digital Receiver using board in reverse, sample signal at the LVDS connectors European Pulsar Timing Array detect gravitational waves by detecting correlations between residuals on an ‘array’ of pulsars Pulsar Binning provide coherent de-dispersion over ~10 times broader bandwidth RFI Mitigation computational power + bandwidth allows to do this on-the-fly not for dynamic RFI signals (e.g. WiFi) Stratix type: EP4SGX230KF40 TMAC = Tera Multiply-Accumulate

RadioNet/FP7 Joint Research Activity EC integrating activity that brings together all the major radio observatories in Europe EC funding round #7 (framework programme) awarded 2M€ over next 3 years started January 2009 26 partners