Latches and Flip-Flops 1

Slides:



Advertisements
Similar presentations
Sequential Logic Circuits. Set-Reset Latch The Set-Reset latch or bistable is a simple sequential logic circuit that remembers what has happened to the.
Advertisements

Flip-Flops Basic concepts. A. Yaicharoen2 Flip-Flops A flip-flop is a bi-stable device: a circuit having 2 stable conditions (0 or 1) A flip-flop circuit.
Module 5 – Sequential Logic Design with VHDL
Sequential Logic Building Blocks – Flip-flops
Flip-Flops Basic concepts. 1/50A. Yaicharoen2 Flip-Flops A flip-flop is a bi-stable device: a circuit having 2 stable conditions (0 or 1) 3 classes of.
Digital Logic Design ESGD2201
Storey: Electrical & Electronic Systems © Pearson Education Limited 2004 OHT 10.1 Sequential Logic  Introduction  Bistables  Memory Registers  Shift.
ECE 331 – Digital System Design Latches and Flip-Flops (Lecture #17) The slides included herein were taken from the materials accompanying Fundamentals.
Practice Problems 2 Latch and Flip Flop ©Paul Godin Created September 2007 Last edit Aug 2013.
1 Sequential Circuits –Digital circuits that use memory elements as part of their operation –Characterized by feedback path –Outputs depend not only on.
555 Timer ©Paul Godin Updated February Oscillators ◊We have looked at simple oscillator designs using an inverter, and had a brief look at crystal.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
EKT 124 / 3 DIGITAL ELEKTRONIC 1
Sequential Logic Flip-Flops and Related Devices Dr. Rebhi S. Baraka Logic Design (CSCI 2301) Department of Computer Science Faculty.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Chapter 3: Sequential Logic Circuit EKT 121 / 4 ELEKTRONIK DIGIT 1.
TIMERS.
Digital Electronics and Computer Interfacing Tim Mewes 3. Digital Electronics.
Objectives: Given input logice levels, state the output of an RS NAND and RS NOR. Given a clock signal, determine the PGT and NGT. Define “Edge Triggered”
Astable: Having no stable state. An astable multivibrator oscillates between two quasistable states. Asynchronous Having no fixed time relationship Bistable.
1 Sequential Circuit Latch & Flip-flop. 2 Contents Introduction Memory Element Latch  SR latch  D latch Flip-flop  SR flip-flop  D flip-flop  JK.
555 Timer Monostable ©Paul Godin Updated February 2008.
Flip Flops 3.1 Latches and Flip-Flops 3 ©Paul Godin Created September 2007 Last Edit Aug 2013.
FLIP FLOP By : Pn Siti Nor Diana Ismail CHAPTER 1.
Company LOGO DKT 122/3 DIGITAL SYSTEM 1 WEEK #12 LATCHES & FLIP-FLOPS.
Instructor: Alexander Stoytchev CprE 281: Digital Logic.
EKT 121 / 4 ELEKTRONIK DIGIT I
Sequential Circuit Latch & Flip-flop. Contents Introduction Memory Element Latch  SR latch  D latch Flip-flop  SR flip-flop  D flip-flop  JK flip-flop.
Chapter 6 – Digital Electronics – Part 1 1.D (Data) Flip Flops 2.RS (Set-Reset) Flip Flops 3.T Flip Flops 4.JK Flip Flops 5.JKMS Flip Flops Information.
Dept. of Electrical and Computer Eng., NCTU 1 Lab 8. D-type Flip-Flop Presenter: Chun-Hsien Ko Contributors: Chung-Ting Jiang and Lin-Kai Chiu.
Flip Flops 4.1 Latches and Flip-Flops 4 ©Paul Godin Created September 2007 Last edit Sept 2009.
Flip Flops Engr. Micaela Renee Bernardo. A latch is a temporary storage device that has two stable states (bistable). It is a basic form of memory. Latches.
Flip Flops 3.1 Latches and Flip-Flops 3 ©Paul Godin Created September 2007 Last Edit Aug 2013.
7. Latches and Flip-Flops Digital Computer Logic.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
EEE 301 DIGITAL ELECTRONICS
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Sequential logic circuits First Class 1Dr. AMMAR ABDUL-HAMED KHADER.
LATCHES AND FLIP-FLOPS
LATCHED, FLIP-FLOPS,AND TIMERS
Flip-Flops and Related Devices
EI205 Lecture 8 Dianguang Ma Fall 2008.
DIGI-260 Digital Devices and Applications
Digital Fundamentals Floyd Chapter 7 Tenth Edition
Digital Fundamentals Floyd Chapter 7 Tenth Edition
Digital Design Lecture 9
ECE 4110–5110 Digital System Design
Principles & Applications
Flip Flops.
Basic Digital Logic: X-OR and X-NOR Gates
CS1104 – Computer Organization
Sequential Logic and Flip Flops
Chapter 11 Sequential Circuits.
Yee-Wing Hsieh Steve Jacobs
Chapter 7 Latches, Flip-Flops, and Timers
Latches and Flip-Flops 2
Lesson Objectives Aims
Sequential Logic and Flip Flops
触发器 Flip-Flops 刘鹏 浙江大学信息与电子工程学院 March 27, 2018
Lecture No. 24 Sequential Logic.
CSE 370 – Winter Sequential Logic - 1
Instructor: Alexander Stoytchev
Latch Practice Problems 1
Instructor: Alexander Stoytchev
Edge-Based Circuits DIGI-260 ©Paul R. Godin gmail.com.
FLIP-FLOPS.
Latches and Flip-Flops 2
Flip-Flops.
Sequential Digital Circuits
Week 11 Flip flop & Latches.
Presentation transcript:

Latches and Flip-Flops 1 ©Paul Godin Created September 2007 Last edit Aug 2013

Multivibrators Multivibrators are a family of devices that produce output states. There are 3 types of Multivibrators: Bistable: Provide 2 stable states that can be held Monostable: One-shot, timed output devices Astable: Not stable. Oscillators that produce square waves This presentation addresses the Bi-Stable Multivibrators.

Latches and Flip-Flops Latches and Flip Flops are Bistable Multivibrators, meaning they provide 2 stable states. These devices have the ability to hold, or “Latch” a state.

Examples of Latch circuits Can you name some examples of devices that retain or latch onto an input? Elevator call button “soft” power switches, such as on a stereo or computer Door lock, alarm system arming on a car Memory devices (such as a flash drive) Cap locks, number lock, insert/over key on a keyboard Handsfree button on a telephone Elevator buttons Stereo amplifier or a computer power switch Walk request button at a crosswalk Computer memory Car ignition Electric car lock Counting Moving data Arithmetic operations

Latch Example: The Industrial Push Button Pushing “Start” causes the motor to start. If the button is let go, the motor continues to run. Pushing “Stop” causes the motor to stop. If the button is let go, the motor is still in a stop state. Start Stop The device holds the last input.

The Industrial Push Button What happens if the motor is running and the start button is pushed again? What happens if both the start and stop buttons are pushed at the same time?

Push Button Timing Diagram Unknown State (both start and stop high)

Push Button Truth Table Start Button Stop Button Motor Low Hold previous state High Stop Start Unknown

Review: NOR & NAND Gate What logic input forces a change to the output of a NOR gate? What logic input forces a change to the output of a NAND gate? ? ?

NOR Latch In the NOR latch the output of a NOR gate is connected to an input of another in a feedback configuration. The feedback configuration is needed for a hold state.

NOR SR Latch S R Q Q’ Mode Notes Hold 1 Reset Set Invalid Hold No active input 1 Reset Q is ‘0’ on reset Set Q is ‘1’ on set Invalid Q must not = Q’ Boolean Violation

NOR SR Latch S R Q Q’ Mode Hold 1 Reset Set Invalid Hold 1 Reset Set Invalid Active high: a 1 input forces a 0 output state Follow the active input state to determine the output of a latch.

NOR SR Latch Function 1- Apply a 1-0 input 2- The 1 forces the 0 output 1 1 3- The 0-0 input causes a 1 output 4- Active input is removed. Output is held. 1 1 The Latch is SET (Q=1) The Latch is in a HOLD state

NAND SR Latch S R Q Q’ Mode 1 Invalid Set Reset Hold 1 Invalid Set Reset Hold Active low; a 0 input forces a 1 output state. Follow the active input state to determine the output of a latch.

NAND SR Latch Function 1- Apply a 0-1 input 2- The 0 forces the 1 output 1 1 1 3- The 1-1 input causes a 0 output 4- Active input is removed. Output is held. 1 1 1 1 1 The Latch is SET (Q=1) The Latch is in a HOLD state

Active State The NOR Latch is an active high device where the logic high forces the output. Any 1 input to a NOR forces a 0 output. The NAND Latch is an active low device where the logic low forces the output. Any 0 input to a NAND forces a 1 output.

Logic diagram of an active-high SR Latch Latches and Flip Flops S R Q Inputs Outputs Logic diagram of an active-high SR Latch

Complete the truth tables for the latches Exercise 1 Complete the truth tables for the latches S R Q S R Q S R Q Q’ Mode 1 S R Q Q’ Mode 1

Exercise 2: Timing Diagram Complete the timing diagram S R Q S R Q Q

Exercise 3: Timing Diagram Complete the timing diagram S R Q S R Q Q

Other Important Bistables There are other important latches and flip-flops: Gated SR Latch Gated D-Latch Edge-Triggered D Flip-Flop J-K Flip Flop These are addressed in the next presentation.

Important Consideration SR Latches are the foundation of all Latches and Flip-Flops Latches and Flip-Flops are a foundation to digital electronics. It is CRITICAL that you take time to know the latches thoroughly. Check the course website for links to other resources.

Latch Application: Contact De-Bouncer When switch contacts are pushed against each other they bounce. Contact bounce can cause problems in digital circuits. Animated

SR Latch De-bouncer Function When the switch makes first contact, the latch is set (S=0, R=1). Bouncing creates a hold state (S=1, R=1). Vcc S R Q Active low

SR Latch De-bouncer The “bounce state”, where the switch is in a state of transition between the contacts, must create a hold input to the latch.

Exercise Create a switch debouncer from an active-high SR Latch.

END ©Paul R. Godin prgodin°@ gmail.com