Computer Architecture

Slides:



Advertisements
Similar presentations
Instruction Set Design
Advertisements

Computer Organization and Architecture
Computer Organization and Architecture
Chapter 11 Instruction Sets
The Central Processing Unit Instruction Sets: Addressing Modes and Formats.
Mod-Mod Pengalamat Segera (Immediate) Terus (Direct)
CH11 Instruction Sets: Addressing Modes and Formats
Pentium Addressing Modes
CH12 CPU Structure and Function
Processor Organization and Architecture Module III.
COMPUTER ORGANIZATION AND ASSEMBLY LANGUAGE Lecture 15 & 16 Stacks, Endianness Addressing Modes Course Instructor: Engr. Aisha Danish.
L/O/G/O The Instruction Set Chapter 9 CS.216 Computer Architecture and Organization.
Homework Problems 1. M1 runs the program P in 1.4 * 9 * ns or ns M2 runs the program P in 1.6*9800*10ns or ns Hence M2 is faster by.
Module 3 Instruction Set Architecture (ISA): ISA Level Elements of Instructions Instructions Types Number of Addresses Registers Types of Operands.
Instruction Sets: Characteristics Functions Addressing Modes Formats Chapter7:
Computer Organization
Chapter 11 Instruction Sets: Addressing Modes and Formats
Computer Architecture Lecture 03 Fasih ur Rehman.
ECEG-3202 Computer Architecture and Organization Chapter 6 Instruction Sets: Addressing Modes and Formats.
Chapter 11 Instruction Sets: Addressing Modes and Formats Gabriel Baron Sydney Chow.
Instruction Sets: Addressing modes and Formats Group #4  Eloy Reyes  Rafael Arevalo  Julio Hernandez  Humood Aljassar Computer Design EEL 4709c Prof:
Processor Structure and Function Chapter8:. CPU Structure  CPU must:  Fetch instructions –Read instruction from memory  Interpret instructions –Instruction.
Addressing Modes and Formats
WEEK 3 I/O Port Programming ET2640 Microprocessors and Microcontrollers.
EKT 422/4 COMPUTER ARCHITECTURE SoME-0809-I 1 Chapter 3a Instruction Sets: Characteristics and Functions.
MicroProcessors Lec. 3 Dr. Tamer Samy Gaafar. Course Web Page
Computer Architecture
EEL 4709C Prof. Watson Herman Group 4 Ali Alshamma, Derek Montgomery, David Ortiz 11/11/2008.
İnformasiya texnologiyaları kafedrası Mövzu № 7. Ünvanlaşdırma üsulları. (Ünvanlaşdırma rejimləri. Bilavasitə ünvanlaşdırma. Birbaşa ünvanlaşdırma. Registrli.
Displacement (Indexed) Stack
William Stallings Computer Organization and Architecture 6th Edition
Immediate Addressing Mode
Chapter 11 Instruction Sets
A Closer Look at Instruction Set Architectures
Alvaro Mauricio Peña Dariusz Niworowski Frank Rodriguez
A Closer Look at Instruction Set Architectures
William Stallings Computer Organization and Architecture 8th Edition
Asst. Prof. Dr. Gazi Erkan BOSTANCI Slides are mainly based on
Processor Organization and Architecture
BIC 10503: COMPUTER ARCHITECTURE
Central Processing Unit
Computer Organization and ASSEMBLY LANGUAGE
Processor Organization and Architecture
ECEG-3202 Computer Architecture and Organization
Stack Relative Deferred (sf) Indexed (x) Stack Indexed (sx)
Computer Architecture and the Fetch-Execute Cycle
Classification of instructions
Stack Relative Deferred (sf) Indexed (x) Stack Indexed (sx)
Computer Architecture
CPU Structure and Function
Chapter 11 Processor Structure and function
William Stallings Computer Organization and Architecture 8 th Edition Chapter 11 Instruction Sets: Addressing Modes and Formats.
COMPUTER ORGANIZATION AND ARCHITECTURE
CS-447– Computer Architecture M,W 10-11:20am Lecture 5 Instruction Set Architecture Sep 12th, 2007 Majd F. Sakr
Computer Architecture
Asst. Prof. Dr. Gazi Erkan BOSTANCI Slides are mainly based on
Presentation transcript:

Computer Architecture Prof. Dr. Nizamettin AYDIN naydin@yildiz.edu.tr http://www.yildiz.edu.tr/~naydin Copyright 2000 N. AYDIN. All rights reserved.

Addressing Modes and Formats

Addressing Modes Immediate Direct Indirect Register Register Indirect Displacement (Indexed) Stack Copyright 2000 N. AYDIN. All rights reserved. 2

Immediate Addressing Operand is part of instruction Operand = address field e.g. ADD 5 Add 5 to contents of accumulator Here 5 is operand No memory reference to fetch data Fast Limited range Operand Opcode Instruction Copyright 2000 N. AYDIN. All rights reserved. 3

Direct Addressing Address field contains address of operand Effective address (EA) = address field (A) e.g. ADD A Add contents of cell A to accumulator Look in memory at address A for operand Single memory reference to access data No additional calculations to work out effective address Limited address space Copyright 2000 N. AYDIN. All rights reserved. 5

Direct Addressing Diagram Instruction Opcode Address A Memory Operand Copyright 2000 N. AYDIN. All rights reserved. 6

Indirect Addressing (1) Memory cell pointed to by address field contains the address of (pointer to) the operand Large address space 2n where n = word length May be nested, multilevel, cascaded Multiple memory accesses to find operand Hence slower Copyright 2000 N. AYDIN. All rights reserved. 7

Indirect Addressing Diagram Instruction Opcode Address A Memory Pointer to operand Operand Copyright 2000 N. AYDIN. All rights reserved. 9

Register Addressing (1) Operand is held in register named in address field EA = R Limited number of registers Very small address field needed Shorter instructions Faster instruction fetch No memory access Very fast execution Very limited address space Multiple registers helps performance Requires good assembly programming or compiler writing Copyright 2000 N. AYDIN. All rights reserved. 10

Register Addressing Diagram Instruction Opcode Register Address R Registers Operand Copyright 2000 N. AYDIN. All rights reserved. 12

Register Indirect Addressing Operand is held in memory cell pointed to by contents of register R named in address field EA = (R) Large address space (2n) One fewer memory access than indirect addressing Copyright 2000 N. AYDIN. All rights reserved. 13

Register Indirect Addressing Diagram Instruction Opcode Register Address R Memory Registers Pointer to Operand Operand Copyright 2000 N. AYDIN. All rights reserved. 14

Displacement Addressing EA = A + (R) Address field hold two values A = base value R = register that holds displacement or vice versa Copyright 2000 N. AYDIN. All rights reserved. 15

Displacement Addressing Diagram Instruction Opcode Register R Address A Memory Registers Pointer to Operand + Operand Copyright 2000 N. AYDIN. All rights reserved. 16

Relative Addressing A version of displacement addressing R = Program counter (PC) EA = A + (PC) i.e. get operand from A cells from current location pointed to by PC Copyright 2000 N. AYDIN. All rights reserved. 17

Base-Register Addressing A holds displacement R holds pointer to base address R may be explicit or implicit e.g. segment registers in 80x86 Copyright 2000 N. AYDIN. All rights reserved. 18

Indexed Addressing A = base R = displacement EA = A + R Good for accessing arrays R++ Copyright 2000 N. AYDIN. All rights reserved. 19

Combinations Postindex EA = (A) + (R) Preindex EA = (A+(R)) Copyright 2000 N. AYDIN. All rights reserved. 20

Stack Addressing Operand is (implicitly) on top of stack e.g. ADD Pop top two items from stack and add Copyright 2000 N. AYDIN. All rights reserved. 21

Summary of basic addressing modes

Instruction Formats Layout of bits in an instruction Includes opcode Includes (implicit or explicit) operand(s) Usually more than one instruction format in an instruction set Copyright 2000 N. AYDIN. All rights reserved.

Instruction Length Affected by and affects: Memory size Memory organization Bus structure CPU complexity CPU speed Trade off between powerful instruction repertoire and saving space Copyright 2000 N. AYDIN. All rights reserved.

Allocation of Bits Number of addressing modes Number of operands Register versus memory Number of register sets Address range Address granularity Copyright 2000 N. AYDIN. All rights reserved.